Clock-frequency assignment for multiple clock domain systems-on-a-chip

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2007, Pages 397-402

  Sirowy, Scott ^a   Wu, Yonghui ^a   Lonardi, Stefano ^a   Vahid, Frank ^a,b  

^a University of California Riverside

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CIRCUIT SIMULATION; DYNAMIC PROGRAMMING; PROBLEM SOLVING; TIME AND MOTION STUDY;

CLOCK-FREQUENCY ASSIGNMENT; POLYNOMIAL-TIME OPTIMAL ALGORITHMS;

CHIP SCALE PACKAGES;

EID: 34548348869     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2007.364624     Document Type: Conference Paper

References (24)

1. Atmel Corp. 2005. FPSLIC (AVR with FPGA), http://www.atmel.com/ products/FPSLIC/.
2. Banerjee, S. and N. Dutt. Efficient search space exploration for HW-SW Partitioning. Int. Symp. on Hardware/Software Codesign and System Synthesis (CODES+ISSS ), 2004.
3. Celoxica. http://www.celoxica.com.
4. Chattopadhyay, A., and Z. Zilic. GALDS: A Complete Framework for Designing Multiclock ASICs and SoCs. IEEE Trans. on Very Large Scale Integration (VLSI) Systems, Vol. 13, No. 6, June 2005.
5. Cohn, J.M., D.W. Stout, P.S. Zuchowski, S.W. Gould, T.R. Bednar, and D.E. Lackey. Managing power and performance for System-on-Chip designs using Voltage Islands. Int. Conf. on Computer-Aided Design (ICCAD), 2002, pp. 195-202.
6. Cray XD1. Cray Supercomputers. http://www.cray.com/products/xd1/index. html.
7. Critical Blue. 2005. http://www.criticalblue.com
8. Eles, P., Z. Peng, K. Kuchcinsky, and A. Doboli. System Level Hardware/Software Partitioning Based on Simulated Annealing and Tabu Search. Design Automation for Embedded Systems, vol2, no 1, 5-32 Jan. 1997
9. Excalibur. Altera Corp., http://www.altera.com
10. Gupta, R. and G. De Micheli. Hardware-Software Cosynthesis For Digital Systems. IEEE Design and Test of Computers. Pages 29-41, September 1993
11. Hu, J., Y. Shin, N. Dhanwada, and R. Marculescu. Architecting Voltage Islands in Core-Based System-on-a-Chip Designs. Int. Symp. on Low Power Electronics and Design (ISLPED), 2004, pp. 180-185.
12. Kalavade, A. and P.A. Subrahmanyam. Hardware/software partitioning for multi-function systems. IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1997.
13. Keogh, E.J., S. Chu, D. Hart, and M.J. Passani. An Online Algorithm for Segmenting Time Series. IEEE Int. Conf. on Data Mining, pp. 289-296, 2001
14. Kumar, R., K.I. Farkas, N.P. Jouppi, P. Ranganathan, and D.M. Tullsen. Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction. Int. Symposium on Microarchitecture (MICRO), 2003.
15. Muttersbach, J., T Villiger, H Kaeslin, N Felber, and W. Fichtner. Globally-Asynchronous Locally-Synchronous Architectures to Simplify the Design of On-Chip Systems. IEEE Int. ASIC/SOC Conference, 1999.
16. Mimosys. http://http://www.mimosys.com/.
17. Miyamori, T., and U. Olukotun. A Quantitative Analysis of Reconfigurable Coprocessors for Multimedia Applications. FPGAs for Custom Computing Machines (FCCM). 1998, pp. 2-11.
18. Rota, Gian Carlo. The Number of Partitions of a Set. American Mathematical Monthly., Vol 71. No 5 pp 498-504. 1964.
19. Semeraro, G., G. Magklis, R. Balasubramonian, D.H. Albonesi, S. Dwarkadas, and M.L. Scott. Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling. Int. Symp. on High-Performance Computer Architecture (HPCA), 2002.
20. Stitt, G., F. Vahid, and S. Nematbakshi. Energy Savings and Speedups From Partitioning Critical Software Loops to Hardware in Embedded Systems. IEEE Transactions on Embedded Computer Systems, January 2004.
21. Stitt, G., F. Vahid, G. McGregor, B. Einloth Hardware/Software Partitioning of Software Binaries: A Case Study of H.264 Decode. Int. Conf. on Hardware/Software Codesign and System Synthesis (CODES/ISSS), Sep. 2005.
22. Virtcx II and IV. Xilinx Corp., http://www.xilinx.com
23. Wall, D. Limits of instruction-level parallelism. ACM SIGARCH Computer Architecture News. Volume 19 , Issue 2, pp. 176-188 April 1991.
24. Zhang, Y., XS Hu, and DZ Chen. Task scheduling and voltage selection for energy minimization. Design Automation Conference, 2002.