Peak power estimation using genetic spot optimization for large VLSI circuits

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 1999, Pages 175-179

  Hsiao, Michael S ^a  

^a RUTGERS UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARK CIRCUIT; MAXIMUM POWER; OPTIMIZATION HEURISTICS; PEAK POWER; PEAK POWER ESTIMATION;

EXHIBITIONS; SEQUENTIAL CIRCUITS; SWITCHING FUNCTIONS; VLSI CIRCUITS;

OPTIMIZATION;

EID: 34548345656     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.1999.761115     Document Type: Conference Paper

References (20)

1. C. Small, "Shrinking devices put the squeeze on system packaging," EDN., pp. 41-46, February 1994.
2. F. N. Najm and M. Y. Zhang, "Extreme delay sensitivity and the worst-case switching activity in VLSI circuits," Proc. Design Automation Conf., 1995, pp. 623-627.
3. C. Teng, A. M. Hill, and S. Kang, "Estimation of maxi-mum transition counts at internal nodes in CMOS VLSI circuits," Proc. Int. Conf. CAD, 1995, pp. 366-370.
4. Z. Chen, K. Roy, and T.-L. Chou, "Power sensitivity-a new method to estimate power dissipation considering un-certain specifications of primary inputs," Proc. Int. Conf. CAD, 1997, pp. 40-44.
5. S. Devadas, K. Keutzer, J. White, "Estimation of power dissipation in CMOS combinational circuits using boolean function manipulation," IEEE Trans. on CAD., pp. 373-383, March 1992.
6. H. Kriplani, "Worst case voltage drops in power and ground busses of CMOS VLSI circuits," Ph. D. Thesis, Univ. of Illinois, November 1993.
7. H. Kriplani, F. Najm, P. Yang, and I. Hajj, "Resolv-ing signal correlations for estimating maximum currents in CMOS combinational circuits," Proc. Des. Aut. Conf., 1993, pp. 384-388.
8. S. Manne, A. Pardo, R. I. Bahar, G. D. Hachtel, F. Somenzi, E. Macii, and M. Poncino, "Computing the max-imum power cycles of a sequential circuit," Proc. Des. Aut. Conf., 1995, pp. 23-28.
9. C. Wang, K. Roy, and T. Chou, "Maximum power estima-tion for sequential circuits using a test generation based technique," Proc. Custom Integrated Circuits Conf., 1996.
10. S. Manich and J. Figueras, "Maximizing the weighted switching activity in combinational CMOS circuits under the variable delay model," Proc. European Design & Test Conf., 1997, pp. 597-602.
11. C.-Y. Wang and K. Roy, "COSMOS: A continuous op-timization approach for maximum power estimation of CMOS circuits," Proc. Int. Conf. CAD, 1997, pp. 52-55.
12. M. S. Hsiao, E. M. Rudnick, and J. H. Patel, "K2: An esti-mator for peak sustainable power of VLSI circuits," Proc. Int. Symp. Low Power Electr. & Des., 1997, pp. 178-183.
13. M. S. Hsiao, E. M. Rudnick, and J. H. Patel, "Effects of delay model in peak power estimation of VLSI sequential circuits," Proc. Int. Conf. CAD, 1997, pp. 45-51.
14. A. Ghosh, S. Devadas, K. Keutzer, and J. White, "Es-timation of average switching activity in combinational and sequential circuits," Proc. Des. Aut. Conf., 1992, pp. 253-259.
15. F. N. Najm, "A survey of power estimation techniques in VLSI circuits," IEEE Trans. on VLSI Systems, vol. 2, no. 4, pp. 446-455, December 1994.
16. T. Chou and K. Roy, "Accurate power estimation of CMOS sequential circuits," IEEE Trans. on VLSI Systems, vol. 4, no. 3, pp. 369-380, September 1996.
17. D. E. Goldberg, Genetic Algorithms in Search, Opti-mization, and Machine Learning, Reading, MA: Addison-Wesley, 1989.
18. M. S. Hsiao, E. M. Rudnick, and J. H. Patel, "Sequential circuit test generation using dynamic state traversal," Proc. European Design & Test Conf., 1997, pp. 188-195.
19. F. Brglez, D. Bryan, and K. Kozminski, "Combinational profiles of sequential benchmark circuits," Int. Symp. on Circuits and Systems, 1989, pp. 1929-1934.
20. M. S. Hsiao, E. M. Rudnick, and J. H. Patel, "Automatic test generation using genetically-engineered distinguishing sequences," Proc. VLSI Test Symp., pp. 216-223, 1996.