메뉴 건너뛰기




Volumn , Issue , 2005, Pages 110-116

System level methodology for programming CMP based multi-threaded network processor architectures

Author keywords

[No Author keywords available]

Indexed keywords

MULTI-PROCESSORS; NETWORK PROCESSOR; PROCESSING UNITS; SYSTEM-LEVEL;

EID: 26844460724     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISVLSI.2005.71     Document Type: Conference Paper
Times cited : (11)

References (8)
  • 1
    • 0003703503 scopus 로고    scopus 로고
    • Master's thesis, University of California, Berkeley, September
    • Niraj Shah. Understanding network processors. Master's thesis, University of California, Berkeley, September 2001.
    • (2001) Understanding Network Processors
    • Shah, N.1
  • 3
    • 84892016682 scopus 로고    scopus 로고
    • Net processors face programming trade-offs
    • C. Matsumoto. Net processors face programming trade-offs. EE Times, https://www.eetimes.com/story/OEG20020830S0361, 2002.
    • (2002) EE Times
    • Matsumoto, C.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.