메뉴 건너뛰기




Volumn 25, Issue 2, 2007, Pages 171-199

Defect-tolerance in cellular nanocomputers

Author keywords

Asynchronous; Cellular automata; Configurability; Defect tolerance; Nanotechnology

Indexed keywords

CELLULAR AUTOMATA; HEAT LOSSES;

EID: 34548094324     PISSN: 02883635     EISSN: None     Source Type: Journal    
DOI: 10.1007/s00354-007-0010-z     Document Type: Article
Times cited : (14)

References (22)
  • 1
    • 43949150120 scopus 로고
    • Cellular Automata for Nanometer-scale Computation
    • Biafore, M., "Cellular Automata for Nanometer-scale Computation," Physica D, 70, pp. 415-433, 1994.
    • (1994) Physica D , vol.70 , pp. 415-433
    • Biafore, M.1
  • 2
    • 0025433611 scopus 로고
    • The Use and Evaluation of Yield Models in Integrated Circuit Manufacturing
    • Cunningham, J. A., "The Use and Evaluation of Yield Models in Integrated Circuit Manufacturing," IEEE Transaction on Semiconductor Manufacturing, 3, 2, pp. 60-71, 1990.
    • (1990) IEEE Transaction on Semiconductor Manufacturing , vol.3 , Issue.2 , pp. 60-71
    • Cunningham, J.A.1
  • 3
    • 0018051340 scopus 로고
    • Reverse Path Forwarding of Broadcast Packets
    • Dalal, Y. K. and Metcalfe, R. M., "Reverse Path Forwarding of Broadcast Packets," Communications of the ACM, 21, 12, pp. 1040-1048, 1978.
    • (1978) Communications of the ACM , vol.21 , Issue.12 , pp. 1040-1048
    • Dalal, Y.K.1    Metcalfe, R.M.2
  • 4
    • 0035443063 scopus 로고    scopus 로고
    • The Cell Matrix: An Architecture for Nanocomputing
    • Durbeck, L. J. K. and Macias, N. J., "The Cell Matrix: An Architecture for Nanocomputing," Nanotechnology, 12, pp. 217-230, 2001.
    • (2001) Nanotechnology , vol.12 , pp. 217-230
    • Durbeck, L.J.K.1    Macias, N.J.2
  • 6
    • 0037293712 scopus 로고    scopus 로고
    • A ddefect- and fault-tolerant Architecture for Nanocomputers
    • Han, J. and Jonker, P., "A ddefect- and fault-tolerant Architecture for Nanocomputers," Nanotechnology, 14, pp. 224-230, 2003.
    • (2003) Nanotechnology , vol.14 , pp. 224-230
    • Han, J.1    Jonker, P.2
  • 7
    • 0032510985 scopus 로고    scopus 로고
    • A Defect-Tolerant Computer Architecture: Opportunities for Nanotechnology
    • Heath, J. R., Kuekes, P. J., Snider, G. S., and Williams, R. S., "A Defect-Tolerant Computer Architecture: Opportunities for Nanotechnology," Science, 280, pp. 1716-1721, 1998.
    • (1998) Science , vol.280 , pp. 1716-1721
    • Heath, J.R.1    Kuekes, P.J.2    Snider, G.S.3    Williams, R.S.4
  • 10
    • 18744397824 scopus 로고    scopus 로고
    • Defect-tolerant Interconnect to Nanoelecronic Circuits: Internally Redundant Demultiplexers based on Error-correcting Codes
    • Kuekes, P. J., Robinett, W., Seroussi, G., and Williams, R. S., "Defect-tolerant Interconnect to Nanoelecronic Circuits: Internally Redundant Demultiplexers based on Error-correcting Codes," Nanotechnology, 16, pp. 869-881, 2005.
    • (2005) Nanotechnology , vol.16 , pp. 869-881
    • Kuekes, P.J.1    Robinett, W.2    Seroussi, G.3    Williams, R.S.4
  • 13
    • 84898926154 scopus 로고    scopus 로고
    • A Simple Universal Logic Element and Cellular Automata for Reversible Computing
    • Springer pp
    • Morita, K., "A Simple Universal Logic Element and Cellular Automata for Reversible Computing," LNCS, 2055, Springer pp.102-113, 2003.
    • (2003) LNCS , vol.2055 , pp. 102-113
    • Morita, K.1
  • 17
    • 0037395867 scopus 로고    scopus 로고
    • Laying out Circuits on Asynchronous Cellular Arrays: A Step towards Feasible Nanocomputers?
    • Peper, F., Lee, J., Adachi, S., and Mashiko, S., "Laying out Circuits on Asynchronous Cellular Arrays: A Step towards Feasible Nanocomputers?," Nanotechnology, 14, pp. 469-485, 2003.
    • (2003) Nanotechnology , vol.14 , pp. 469-485
    • Peper, F.1    Lee, J.2    Adachi, S.3    Mashiko, S.4
  • 18
    • 0742269356 scopus 로고    scopus 로고
    • Parallel Information and Computation with Restitution for Noise-tolerant Nanoscale Logic Networks
    • Sadek, A. S., Nikolic, K., and Forshaw, M., "Parallel Information and Computation with Restitution for Noise-tolerant Nanoscale Logic Networks," Nanotechnology, 15, pp. 192-210, 2004.
    • (2004) Nanotechnology , vol.15 , pp. 192-210
    • Sadek, A.S.1    Nikolic, K.2    Forshaw, M.3
  • 19
    • 0020735104 scopus 로고
    • Integrated Circuit Yield Statistics
    • Stapper, C. H., Armstrong, F. M., and Saji, K., "Integrated Circuit Yield Statistics," Proc. of the IEEE, 71, 4, pp. 453-470, 1983.
    • (1983) Proc. of the IEEE , vol.71 , Issue.4 , pp. 453-470
    • Stapper, C.H.1    Armstrong, F.M.2    Saji, K.3
  • 20
    • 33745998835 scopus 로고    scopus 로고
    • Universal Construction and Self-Reproduction on Self-Timed Cellular Automata
    • Takada, Y., Isokawa, T., Peper, F., and Matsui, N., "Universal Construction and Self-Reproduction on Self-Timed Cellular Automata," International Journal of Modern Physics C, 17, 7, pp. 985-1007, 2006.
    • (2006) International Journal of Modern Physics C , vol.17 , Issue.7 , pp. 985-1007
    • Takada, Y.1    Isokawa, T.2    Peper, F.3    Matsui, N.4
  • 22
    • 0242440128 scopus 로고    scopus 로고
    • Self-assembly of Point Defects into Clusters and Defect-free Regions: A Simulation Study of Higher-valent Substituted Ferroelectric Perovskites
    • Zhang, R., Li, J. F., and Viehland, D., "Self-assembly of Point Defects into Clusters and Defect-free Regions: A Simulation Study of Higher-valent Substituted Ferroelectric Perovskites," Computational Materials Science, 29, 1, pp. 67-75, 2004.
    • (2004) Computational Materials Science , vol.29 , Issue.1 , pp. 67-75
    • Zhang, R.1    Li, J.F.2    Viehland, D.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.