A dynamically adaptive switching fabric on a multicontext reconfigurable device

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2778, Issue , 2003, Pages 161-170

  Amano, Hideharu ^a   Jouraku, Akiya ^a   Anjo, Kenichiro ^b  

^a KEIO UNIVERSITY   (Japan)

^b RENESAS TECHNOLOGY CORP   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; HARDWARE;

ADAPTIVE SWITCHING; CONTEXT SWITCHING; DYNAMICALLY RECONFIGURABLE PROCESSORS; HARDWARE MECHANISM; HARDWARE MODULES; RECONFIGURABLE DEVICES; WORKING SET;

RECONFIGURABLE HARDWARE;

EID: 34547971668     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-45234-8_17     Document Type: Article

References (11)

1. M. Motomura: "A Dynamically Reconfigurable Processor Architecture," Microprocessor Forum, Oct. 2002.
2. P. Master: "The Age of Adaptive Computing Is Here," Proc. of FCCM, pp.1-3 (2002).
3. G.J.M. Smit, P.J.M. Havinga, L.T. Smit, P.M. Heysters: "Dynamic Reconfiguration in Mobile Systems," Proc. of FPL2002, pp.162-170, (2002).
4. E.L. Horta, J.W. Lockwood, D. Partour, "Dynamic Hardware Plugins in an FPGA with Partial Run-time Reconfiguration." Proc. of DAC2002, June (2002).
5. X.-P. Ling, H. Amano, "WASMII: A Data Driven Computer on a Virtual Hardware" Proc. FCCM, pp. 33-42, (1993).
6. S. Trimberger, D. Carberry, A. Johnson and J. Wong "A Time-Multiplexed FPGA" Proc. FCCM pp.22-28, (1997).
7. N. Kaneko, H. Amano, "A General Hardware Design Model for Multicontext FPGAs," Proc. of FPL, pp.1037-1047, (2002).
8. S. Nishimura, et al., "High-speed network switch RHiNET-2/SW and its implementation with optical interconnections", Hot Interconnects 8, pp.31-38, Aug. (2000).
9. G. Brebner, "The Swappable Logic Unit: a Paradigm for Virtual Hardware," Proc. of FCCM, pp.82-91, (1997).
10. Z. Li, K. Compton, S. Hauck, "Configuration Caching Management Techniques for Reconfigurable Computing," Proc. of FCCM, pp.22-36, (2000).
11. T. Higuchi and N.Kajihara, "Evolvable hardware chips for industrial applications," Commun. ACM, Vol.42, No.3, pp.60-66, (1999).