Pipelined execution of critical sections using software-controlled caching in network processors

International Symposium on Code Generation and Optimization, CGO 2007

Volumn , Issue , 2007, Pages 312-324

  Jinquan, Dai ^a   Long, Li ^a   Bo, Huang ^a  

^a INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

NETWORK PROCESSORS; PROGRAM TRANSFORMATION;

CACHE MEMORY; COMPUTER NETWORKS; PARALLEL PROCESSING SYSTEMS; PROGRAM PROCESSORS;

SOFTWARE ENGINEERING;

EID: 34547683695     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CGO.2007.30     Document Type: Conference Paper

References (21)

1. Challenges in Building Network Processor Based Solutions. http://www.futsoft.com/pdf/NPwp.pdf.
2. Intel® Network Processors, http://www.intel.com/design/ network/products/npfamily/index.htm.
3. Agere Systems - Network Processors. http://www. agere.com/telecom/network_processors.html.
4. AMCCs nP7xxx series of Network Processar. http://www.amcc.corn/ products/.
5. Platform 2015, Technology & Research at Intel. http://www.intel.com/technology/architecture/platform2015/
6. Douglas E. Comer, David L. Stevens. Internetworking with TCP/IP. Volume II: Design, Implementation, and Internals, Prentice Hall, 1994, ISBN: 0131255274.
7. Introduction to the Auto-Partitioning Programming Model. Http://www.mtel,com/design/network/papers/25411401.pdf
8. Long Li, Bo Huang, Jinquan Dai, Luddy Harrison. Automatic multithreading and multiprocessing of C programs for IXP. The tenth ACM SIGPLAN symposium on Principles and practice of parallel programming (PPoPP '05), June, 2005.
9. Jinquan Dai, Bo Huang, Long Li, Luddy Harrison. Automatically partitioning packet processing applications for pipelined architectures. 2005 ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI '05), June, 2005.
10. Jayaram Mudigonda, Harrick M. Vin, Raj Yavatkar. A Case for Data Caching in Network Processors, http://www.cs.utexas.edu/~vin/pub/pdf/ mudigonda04case.pdf
11. J.L. Hennessy, D.A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann, 2003.
12. J.R. Goodman. Using cache memory to reduce processor-memory traffic. In Proceedings of the 12th International Symposium on Computer Architecture, pages 124-131. IEEE, June 1983.
13. E. Rosen, A. Viswanathan, R. Callon. Multiprotocol Label Switching Architecture, http://www.ietf.org/rfc/rfe3031.txt
14. J. Heinanen, R. Guerin. A Single Rate Three Color Marker. http://www.ietf.org/rfc/rfc2697.txt
15. William Thies, et al. Streamlt: A Language for Streaming Applications. The 11th International Conference on Compiler Construction.
16. Gordon, M. I., et al. A Stream Compiler for Communication-Exposed Architectures. The Tenth International Conference on Architectural Support for Programming Languages and Operating Systems, 2002.
17. M. Herlihy and J. Moss. Transactional Memory: Architectural Support for Lock-Free Data Structures, 20th International Symposium on Computer Architecture, 1993.
18. Lance Hammond, Vicky Wong, Mike Chen, Ben Hertzberg, Brian D. Carlstrom, John D. Davis Manohar K. Prabhu, Honggo Wijaya, Christos Kozyrakis, Kunle Olukotun. Transactional Memory Coherence and Consistency. 31 st Annual International Symposium on Computer Architecture, June 2004.
19. Jose F. Martinez, Josep Torrellas. Speculative Synchronisation: Applying Thread-Level Speculation to Explicitly Parallel Applications. The 10th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-X), October, 2002
20. R. Rajwar and JR. Goodman. Speculative Lock Elision: Enabling Highly Concurrent Multithreaded Execution. The 34th International Symposium on Microarchitecture (MICRO), Dec. 2001
21. A. E. Eichenberger, et al. Using advanced compiler technology to exploit the performance of the Cell Broadband Engine architecture. http:/www.research. ibm.com/journal/sj/451/eichenberger.pdf