Experimental results in evolutionary fault-recovery for field programmable analog devices

Proceedings - NASA/DoD Conference on Evolvable Hardware, EH

Volumn 2003-January, Issue , 2003, Pages 182-186

  Zebulum, R S ^a   Keymeulen, D ^a   Duong, Vu ^a   Guo, Xin ^b   Ferguson, M I ^a   Stoica, A ^a  

^a CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

^b Chromatech   (United States)

Author keywords

Aerospace engineering; Circuit faults; Digital signal processing chips; Failure analysis; Fault detection; Hardware; Space technology; Space vehicles; Switches; System testing

Indexed keywords

AEROSPACE ENGINEERING; COMPUTER HARDWARE; DIGITAL SIGNAL PROCESSING; DIGITAL TO ANALOG CONVERSION; FAILURE ANALYSIS; FAULT DETECTION; MOLECULAR BIOLOGY; NASA; SWITCHES;

CIRCUIT FAULTS; DIGITAL SIGNAL PROCESSING CHIPS; SPACE TECHNOLOGIES; SPACE VEHICLES; SYSTEM TESTING;

RECONFIGURABLE HARDWARE;

EID: 34547529941     PISSN: 15506029     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EH.2003.1217665     Document Type: Conference Paper

References (15)

1. Sarsfield, L. "The Cosmos on a Shoestring: Small Spacecraft for Space and Earth Science", RAND Documents. MR-864-OSTP, 1998.
2. Stoica, A. et Al., "Reconfigurable VLSI Architectures for Evolvable Hardware: from Experimental Field Programmable Transistor Arrays to Evolution-Oriented Chips", IEEE Trans. on VLSI, IEEE Press, V. 9, N. 1, pp. 227-232, February 2001.
3. Brown, A. et al. "NASA Unmanned Flight Anomaly Report: Analysis Uplink/Downlink Anomalies on Six JPL Spacecraft", Pasadena, CA: NASA Jet Propulsion Laboratory, JPL-D-11383, September 1994.
4. Niranjan, S., Frenzel J.F. "A comparison of fault-tolerant state machine architecture for space-borne electronics". IEEE Trans. Reliability, vol.45, no. 1, pp. 109-113, March 1996.
5. Keymeulen, D. et Al., "Fault-Tolerant Evolvable Hardware using Field Programmable Transistor Arrays",.in IEEE Transactions on Reliability, Special Issue on Fault-Tolerant VLSI Systems, vol. 49, No. 3, 2000 September, pp. 305-316,. IEEE Press.
6. Thompson A., "Evolving fault tolerant systems", In Proceeding of the First International Conference on Genetic Algorithms in Engineering Systems: Innovations and Applications, pp. 524-529. IEEE Press, 1995.
7. Layzell, P., "Inherent Qualities of Circuits Designed by Artificial Evolution: A preliminary study of populational fault tolerance", In Proc. of the First NASA/DoD Worshop on Evolvable Hardware, pages 85-86. IEEE Computer, 1999.
8. Lohn, J, Larchev, G., DeMara, R., "A Genetic Representation for Evolutionary Fault Recovery in Virtex FPGAs", in Proc. of Int. Conference on Evolvable Systems, Tyrrel, A., Haddow, P., Torresen, T. (editors), Springer Verlag, pp.47-56, March, 2003.
9. Hounsell B.I. and Arslan T, "Evolutionary Design And Adaptation Of Digital Filters Within An Embedded Fault Tolerant Hardware Platform" In the Third NASA/DoD Workshop on Evolvable Hardware, July 12-14, 2001, pages 127-136. IEEE Press.
10. Gwaltney, D. and Ferguson, M. I. "Intrinsic Hardware Evolution for the Design and Reconfiguration of Analog Speed Controllers for a DC Motor", to be published in the 2003 NASA/DoD Conference on Evolvable Hardware, IEEE Press, July, 2003.
11. Stoica, A., Zebulum, R.S., Ferguson, M.I., Keymeulen, D., Duong, V. "Evolving Circuits in Seconds: Experiments with a Stand-Alone Board Level Evolvable System", 2002 NASA/DoD Conf. on Evolvable Hardware, July 15-18, 2002, IEEE Computer Press, pp.67-74.
12. Ferguson, M.I., Stoica A., Zebulum R., Keymeulen D. and Duong, V. "An Evolvable Hardware Platform based on DSP and FPTA", Proceedings of the Genetic and Evolutionary Computation Conference, July 9-13, 2002, pp145-152, New York, New York.
13. Stoica, A. et al, "Scalability issues in evolutionary synthesis of electronic circuits Lessons learned and challenges ahead", Computational Synthesis Workshop, AAAI Spring Symposium Series, Stanford University, CA March 24-27, 2003 pp: 233-238.
14. Zebulum, R.S. et al, "Automatic Evolution of Tunable Filters using SABLES", The 5th International Conference on Evolvable Systems: From Biology to Hardware (ICES'03), 17th-20th March 2003, Trondheim, Norway Page: 286-296
15. Baker, R. J., Li, H. W., and Boyce, D. E., "CMOS Circuit Design, Layout and Simulation", IEEE Press, 1998.