A provably good approximation algorithm for power optimization using multiple supply voltages

Proceedings - Design Automation Conference

Volumn , Issue , 2007, Pages 887-890

  Liu, Hung Yi ^a   Lee, Wan Ping ^a   Change, Yao Wen ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

Multiple supply voltages; Power optimization

Indexed keywords

COMPUTATIONAL COMPLEXITY; ELECTRIC POTENTIAL; ELECTRIC POWER UTILIZATION; OPTIMIZATION; PROBLEM SOLVING; SYSTEMS ANALYSIS;

MULTIPLE SUPPLY VOLTAGES; POWER OPTIMIZATION; TIME COMPLEXITY;

APPROXIMATION ALGORITHMS;

EID: 34547354294     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.2007.375289     Document Type: Conference Paper

References (15)

1. D. Chen, J. Cong, Y. Fan, and J. Xu, "Optimality Study of Reeource Binding with Multi-Vdds," Proc. DAC, pp. 580-585, 2006.
2. T. H. Gormen, C. E. Leiserson, R. L. Rivest, and. C. Stein, Introduction to Algorithms, 2nd edition, McGraw-Hill, 2001.
3. R. Ching, E. Young, K. Leung, and O. Chu, "Post-Placement Voltage Island Generation," Proc, ICCAD, 2008.
4. R. P. Dick, D. L. Rhodes, and W. Wolf, "TGFF: Task Graphe for Free," Proc. Int. Workshop on Hardware/Software Co-Design, pp. 97-101, 1998
5. Z. Gu, Private communication.
6. M. R. Garey and D. S. Johnson, A Guide to the Theory of NP-Completeness, Freeman, 1979.
7. Z. Gu, Y. Yang, J. Wang, R. P. Dick, and L. Shang, "TAPHS: Thermal-Aware Unified Physical-Level, and High-Level Synthesis," Proc. ASPDAC, pp. 879-885, 2008.
8. M. Hamada, Y. Ootaguro, and T. Kuroda, "Utilizing Surplue Timing for Power Reduction," Proc. CICC, pp. 89-92, 2001.
9. J. Hu, Y. Shin, N. Dhanwada, and R. Marculescu, "Architecting Voltage Islands in Core-Based System-on-a-Chip Designs," Proc. ISLPED, pp. 180-185, 2004.
10. W.-P. Lee, H.-Y. Liu, and Y.-W. Chang, "Voltage Island Aware Floorplanning for Power and Timing Optimization," Proc. ICCAD, 2006.
11. D. E. Lackey, P. S. Zuchowski, T. R. Bednar, D. W. Stout, S. W. Gould, and J. M. Cohn, "Managing Power and Performance for System-on-Chip Designs Using Voltage Islande," Proc. ICCAD, pp. 195-202, 2002.
12. D. Marculescu and S. Garg, "System-Level Process-Driven Variability Analysis for Single and Multiple Voltage-Frequency Island Systems," Proc. ICCAD, 2006.
13. K. Usami and M. Horowitz, "Clustered Voltage Scaling Technique for Low-Power Design," Proc. ISLPED, pp. 3-8, 1995.
14. H. Wu, I.-M. Liu, M. Wong, and Y. Wang, "Post-Placement, Voltage Island Generation under Performance Requirement," Proc. ICCAD, pp. 309-316, 2005.
15. H. Wu, M. Wong, and I.-M. Liu, "Timing-Constrained and Voltage-Island-Aware Voltage Assignment," Proc. DAC, pp. 429-432, 2006.