Second order dynamic element matching technique for low oversampling delta sigma ADC

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2006, Pages 2973-2976

  Gupta, Amit Kumar ^a   Sanchez Sinencio, Edgar ^a   Karthikeyan, S ^b   Koe, Wern Ming ^b   Park, Yong In ^b  

^a Department of Electrical and Computer Engineering   (United States)

^b TEXAS INSTRUMENTS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DYNAMIC ELEMENT MATCHING; OVER-SAMPLING RATIOS (OSR); SWITCHED CAPACITORS;

BROADBAND NETWORKS; CAPACITORS; DYNAMIC PROGRAMMING; PROBLEM SOLVING; SWITCHING NETWORKS;

DELTA SIGMA MODULATION;

EID: 34547341848     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (16)

1. A.A. Hamoui and K.W. Martin,"High-order multibit modulators and pseudo data weighted averaging in Low-oversampling ΔΣ ADCs for broadband applicatons" in IEEE Trans. Circuits Syst.I,vol.51 pp 72-85,Jan 2004.
2. Y-I Park, S.Karthikeyan, W.M. Koe, Z.Jiang and T.C.Tan, "A 16-bit,5Mhz Multi-Bit Sigma-Delta ADC using adaptively randomized DWA",in Proc. IEEE Custom Integrated Circ. Conf. Sept. 2003, pp. 7-2-1 -7-2-4
3. K.Vluegels, S. Rabii and B.A. Wooley, "A 2.5V sigma-delta modulator for broadband communication applications", IEEE J. Solid State Circuits, Vol. 36, pp. 1887-1899, Dec 2001.
4. R.Brewer,J. Gorbold, P. Hurrell,C.Lyden,R.Maurino,M.Vickery, "A 100dB SNR 2.5 MS/s Output data rate ΔΣADC," ISSCC Dig. Tech Papers,Feb, 2005 pp 172.
5. R.T.Baird and T.S.Fiez, "Linearity enhancement of multibit ΔΣ A/D and D/A converters using data weighted avearaging,", IEEE Trans. Circuits Syst. II, vol 42,pp 753-762,Dec 1995.
6. R. Schreier & G.C.Temes,"Understanding delta-sigma data converters", Wiley-IEEEPress,2004
7. R. Schreier and B.Zhang,"Noise shaped multibit D/A converter employing unit elements",Electron. Lett. Vol31,no2.,pp 1712-1713,Sep 1995
8. M. Vadipour, "Techniques for preventing tonal behaviour of data weighted averaging algoritthm in ΔΣ, modulators," IEEE Trans. Circuits Syst. II,vol 47,pp 1137-1144, Nov.2000
9. Zhimin Li and T.S.Fiez, "Dyanmic Element matching in low oversampling Delta sigma ADCs,in ISCAS 2002, vol 4 pp IV-683-IV-686.
10. 2, in IEEE J. Sold State Ciruits,Vol38,No12,Dec 2003
11. A.Yasuda, H.Tanimoto and T.Iida,"A third order EΔ-Σ modulator using second order noise shaping dynamic element matching",IEEE J. Solid-State Circuits,vol33,pp 1879-1886, Dec 1998
12. . D Akselrod, S.Greenberg and S.Hava "Multibit ΔΣ CMOS DAC employing enhanced noise-shaped DEM architecture" in Proc. IEEE International Conf. On Electronics, Circuits and systems, Dec 2004 pp 117-120
13. R.K.Henderson and O.J.A.P Nys, "Dynamic element matching techniques with arbitrary noise shaping functions",in Proc. IEEE Int Symp. Circuits systems, May 1996
14. X.Gong, E.Gaalas, M. Alexander,D.Hester, E.Walburger and J.Bian, "A 120dBMulti-bit SC audio DAC with Second order noise shaping",ISSCC,2000, pp344-345.
15. nd order noise shaping dynamic element matching for multibit Data converters",US Patent 6,266,002, July 4, 2001.
16. J.Welz, I.Galton, and E.Fogleman, "Simplified Logic for first-order and second order-mismatch-shaping DAC,",IEEE, Trans Circuits Syst II, vol48,No 11, November 2001.