Supporting sequential assumptions in hybrid verification

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2, Issue , 2005, Pages 1035-1038

  Cerny, Ed ^a   Dsouza, Ashvin ^a   Harer, Kevin ^a   Ho, Pei Hsin ^a   Ma, Tony ^a  

^a SYNOPSYS INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN;

CONSTRAINED-RANDOM SIMULATION; ENVIRONMENT MODELS; HYBRID VERIFICATION; INDUSTRIAL STRENGTH; REAL-WORLD DESIGNS; TEMPORAL PROPERTY;

FORMAL VERIFICATION;

EID: 34547335147     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1120725.1120818     Document Type: Conference Paper

References (17)

1. Y. Abarbanel, i. Beer, L. Gluhovsky, S. Keidar, Y. Wolfsthal. FoCs -Automatic generation of simulation checkers from formal specifications. CAV 2000.
2. Accellera Property Specification Language (PSL), Reference Manual, Version 1.1, June 2004.
3. Accellera Open Verification Library (OVL),. Assertion Monitor Reference Manual v 03.06.06, June 2003.
4. R.E. Bryant. Graph-based algorithms for Boolean function manipulation. IEEE Trans, on Computers, C-35(8):677-691, 1986.
5. F.I. Haque,-K.A. Khan, J. Michelson. The art of verification with VERA. Verification Central, 2001.
6. P.-H. Ho, T. Shiple, K. Harer, J. Kukula, r. Damiano, V. Bertacco, J. Taylor and J. Long. Smart simulation using collaborative formal and simulation Engines. In Proceedings of ICCAD 2000.
7. J.H. Kukula, T.R. Shiple. Building circuits from relations. 112-123, Proc. CAV 2000.
8. W.H. Nicholls, C. Pixley. SoCKit combinational constraint solver. private communication, 2003.
9. Open Vera Assertions (OVA), vl.3, Synopsys, Jan. 2003.
10. C. Pixley. Integrating model checking into the semiconductor design flow. Comp. Design's El. Syst. J., 67-74, March, 1999.
11. S. Regimbal, J.-F. Lemire, Y, Savaria, G. Bois, E.-M. Aboulhamid, A. Baron. Applying aspect-oriented programming to hardware verification with e. Proc. HDLCON, 2002.
12. K. Shimizu, D. Dill. Deriving a simulation input generator and a coverage metric from a formal specification. 801-806. Proc. DAC 2002.
13. F. Somen7,i. CUDD: CU Decision Diagram Package. ftp://vlsi.colorado.edu/ pub/.
14. SystemVerilog 3.1a, Accellera's Extensions to Verilog, June '04.
15. J. Yuan, A. Aziz, K. Albin. C. Pixley. Constraint synthesis for environment modeling in functional verification. Proc. DAC 2003.
16. J. Yuan, C. Pixley, A. Aziz, K. Albin. A framework for constrained functional verification. 142-145, Proc. ICCAD 2003.
17. Y. Zhu and J.H. Kukula, Generator-based verification.146-153, Proc. ICCAD 2003.