Constraint synthesis for environment modeling in functional verification

Proceedings - Design Automation Conference

Volumn , Issue , 2003, Pages 296-299

  Yuan, Jun ^a   Albin, Ken ^a   Aziz, Adnan ^b   Pixley, Carl ^c  

^a MOTOROLA INC   (United States)

^b UNIVERSITY OF TEXAS AT AUSTIN   (United States)

^c SYNOPSYS INC   (United States)

Author keywords

Constraint solving; Simulation vector generation

Indexed keywords

BOOLEAN ALGEBRA; COMPUTER AIDED DESIGN; COMPUTER SIMULATION; CONSTRAINT THEORY; HEURISTIC METHODS; PROBLEM SOLVING;

VERIFICATION FRAMEWORKS;

SYSTEMS ANALYSIS;

EID: 0041633897     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/775905.775909     Document Type: Conference Paper

References (13)

1. O. Coudert and J. C. Madre. A Unified Framework for the Formal Verification of Sequential Circuits. In Proceedings of International Conference on Computer-Aided Design, pages 126-129, November 1990.
2. M. Fujita, Y. Tamiya, Y. Kukimoto, and K.-C. Chen. Application of Boolean Unification to Combinational Logic Synthesis. Proceedings of International Conference on Computer-Aided Design, pages 510-513, 1991.
3. M. Kaufmann, A. Martin, and C. Pixley. Design Constraints in Symbolic Model Checking. In Proceedings of the Computer Aided Verification Conference, 1998.
4. J.H. Kukula and T.R. Shiple. Building Circuits From Relations. In Proceedings of the Computer Aided Verification Conference, 2000.
5. H.H. Kwak, I.-H. Moon, J.H. Kukula, and T.R. Shiple. Combinational equivalence checking through function transformation. Proceedings of International Conference on Computer-Aided Design, pages 526-533, 2002.
6. C-J. H. Segar M. D. Aagaard, R. B. Jones. Formal verification using parametric represenations of boolean constraints. Proceedings of the Design Automation Conference, 1996.
7. U. Martin and T. Nipkow. Boolean unification - the story so far. In Journal of Symbolic Computation, volume 7, pages 275-293, 1989.
8. C. Pixley. Integrating Model Checking Into the Semiconductor Design Flow. Computer Design's Electronic Systems journal, pages 67-74, March 1999.
9. S. Regimbal, J-F. Lemire, Y. Savaria, G. Bois, E-M. Aboulhamid, and A. Baron. Applying Aspect-Oriented Programming to Hardware Verification with e. Proceedings of HDLCON, 2002.
10. Kanna Shimizu and David Dill. Deriving a simulation input generator and a coverage metric from a formal specification. Proceedings of the Design Automation Conference, pages 801-806, June 2002.
11. W. Büttner and H. Simonis. Embedding Boolean expressions into logic programming. In Journal of Symbolic Computation, volume 4, pages 191-205, 1987.
12. J. Yuan, A. Aziz K. Albin, and C. Pixley. Simplifying boolean constraint solving for random simulation-vector generation. Proceedings of International Conference on Computer-Aided Design, pages 123-127, 2002.
13. J. Yuan, K. Shultz, C. Pixley, H. Miller, and A. Aziz. Modeling Design Constraints and Biasing in Simulation Using BDDs. Proceedings of International Conference on Computer-Aided Design, pages 584-589, 1999.