Programmable synaptic weights for an aVLSI network of spiking neurons

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2006, Pages 4531-4534

  Wang, Yingxue ^a   Liu, Shih Chii ^a  

^a UNIVERSITY OF ZURICH   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL TO ANALOG CONVERSION; MICROPROCESSOR CHIPS; PARAMETER ESTIMATION; VLSI CIRCUITS;

FABRICATED CHIP; MISMATCH CALIBRATION; SYNAPTIC WEIGHTS;

NEURAL NETWORKS;

EID: 34547270429     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. S.-C. Liu, "Analog VLSI circuits for short-term dynamic synapses", EURASIP Journal on Applied Signal Processing, Special Issue, on Neuromorphic Signal Processing and Applications, editors A. van Schaik and S. Shamma, vol. 7, pp. 1-9, 2003.
2. K. A. Boahen, "Point-to-point connectivity between neuromorphic chips using address events", IEEE Transactions on Circuits and Systems II, vol. 47, pp. 416-434, 2000.
3. S. R. Deiss, R. J. Douglas, and A. M. Whatley, "A pulse-coded communications infrastructure for neuromorphic systems", in "Pulsed Neural Networks", W. Maass, C. M. Bishop, Eds., Boston, MA: MIT Press, Ch. 6, pp. 157-178, ISBN 0-262-13350-4, 1999.
4. S.-C. Liu, and R. Douglas, "Temporal coding in a network of silicon integrate-and-fire neurons", IEEE Transactions on Neural Networks: Special Issue on Temporal Coding for Neural Information Processing, vol 15, no 5, Sep., pp. 1305-1314, 2004.
5. S.-C. Liu, J. Kramer, G. Indiveri, T. Delbrück, T. Burg, and R. Douglas, "Orientation-selective a VLSI spiking neurons", Neural Networks: Special Issue on Spiking Neurons in Neuroscience and Technology, vol. 14, pp. 629-643, 2001.
6. G. Indiveri, T. Horiuchi, E. Niebur, and R. Douglas, "A competitive network of spiking VLSI neurons", World Congress on Neuroinformatics, Vienna, Austria, 2001.
7. Goldberg, D. H. and Cauwenberghs, G. and Andreou, A., ''Analog VLSI spiking neural network with address domain probabilistic synapses'', Proceedings of the 2001 IEEE International Symposium on Circuits and Systems, vol II, pp. 241-244, May. 2001.
8. R. R. Harrison, J. A. Bragg, P. Hasler, B. A. Minch, and S. P. Deweerth, "A CMOS programmable analog memory cell array using floating-gate Circuits", IEEE Trans. Circuits Syst; II, vol. 48, pp. 4-11, Jan. 2001.
9. M. Oster and S-C Liu, "A Winner-Take-All Spiking Network With Spiking Inputs", 11th IEEE International Conference on Electronics, Circuits and Systems, 2004.
10. B. Linares-Barranco, T. Serrano-Gotarredona , and R. Serrano-Gotarredona, "Compact Low-Power Calibration Mini-DACs for Neural Massive Arrays with Programmable Weights", IEEE Trans. n Neural Networks, vol. 14, No. 4, pp. 1207-1216, Sep.2003.
11. K. Bult and GJGM Geelen, "An inherently linear and compact MOST-only current division technique", IEEE J. Solid-State Circuits, vol. 27, pp. 1730-1735, Dec. 1992.
12. T. Delbrück and A. van Schaik, "Bias Current Generators with wide dynamic range", Analog Integrated Circuits and Signal Processing, vol. 43, pp. 247-268, 2005.
13. B. Linares-Barranco, T. Serrano-Gotarredona, and R. Serrano-Gotarredona, "A New Charge-Packet Driven Mismatch-Calibrated Integrate-and-Fire Neuron for Processing Positive and Negative Signals in AER based Systems", Proccedings of the 2004 IEEE International Symposium on Circuits and Systems, vol V, pp. 23-26, May.2004.