A new charge-packet driven mismatch-calibrated integrate-and-fire neuron for processing positive and negative signals in AER based systems

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 5, Issue , 2004, Pages

  Linares Barranco, Bernabé ^a   Serrano Gotarredona, Teresa ^a   Serrano Gotarredona, Rafael ^a   Costas Santos, Jesús ^a  

^a Centro Informatico Cientifico de Andalucia   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; FREQUENCY MODULATION; MICROPROCESSOR CHIPS; MULTIPLEXING; NEURAL NETWORKS; REAL TIME SYSTEMS; SIGNAL PROCESSING; TRANSCEIVERS;

ADDRESS EVENT REPRESENTATION (AER); ASYNCHRONOUS COMMUNICATIONS; EMMITTER CHIPS; FIELD RECEIVERS;

PACKET NETWORKS;

EID: 4344692569     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. A. Cohen, R. Etienne-Cummings, T. Horiuchi, G. Indiveri, S. Shamma, R. Douglas, C. Koch, and T. Sejnowski, Report on the 2003 Workshop on Neuromorphic Engineering, 2003.
2. M. Sivilotti, Wiring Considerations in analog VLSI Systems with Application to Field-Programmable Networks, Ph.D. Thesis, California Institute of Technology, Pasadena CA, 1991.
3. J. P. Lazzaro and J. Wawrzynek, "A Multi-Sender Asynchronous Extension to the Address-Event Protocol," 16th Conference on Advanced Research in VLSI, W. J. Dally, J. W. Poulton, and A. T. Ishii (Eds.), pp. 158-169, 1995.
4. D. H. Goldberg, G. Cauwenberghs, and A. G. Andreou, "Analog VLSI spiking neural network with address domain probabilistic synapses," Proc. of the IEEE 2001 Int. Symp. Circ. Syst. (ISCAS 2001), vol. 2, pp. 241-244, May 2001.
5. T. Serrano-Gotarredona, A. G. Andreou, and B. Linares-Barranco, "AER Image Filtering Architecture for Vision Processing Systems," IEEE Trans. Circuits and Systems Part-II, vol. 46, No. 9, pp. 1064-1071, September 1999.
6. K. Boahen, "Point-to-Point Connectivity Between Neuromorphic Chips Using Address Events," IEEE Trans. on Circuits and Systems Part-II, vol. 47, No. 5, pp. 416-434, May 2000.
7. T. Choi, B. Shi, K. Boahen, "An Orientation Selective 2D AER Transceiver," Proc. of the 2003 IEEE Int. Symp. Circ. Syst., vol. IV, pp. 800-803, ISCAS'03, 2003.
8. K. Boahen, "Retinomorphic vision systems," Proc. Int. Conf. on Microelectronics for Neural Networks, pp. 2-14, 1996.
9. P. Häfliger, "A spike based learning rule and its implementation in analog hardware," PhD Thesis, ETH Zürich, Switzerland, 2000.
10. G. Cauwenberghs and A. Yariv, "Fault-tolerant dynamic multi-level storage in analog VLSI," IEEE Trans. Circ. Syst. Part-II, vol. 41, No. 12, pp. 827-829, 1994.
11. B. Linares-Barranco, T. Serrano-Gotarredona, and R. Serrano-Gotarredona, "Compact Low-Power Calibration Mini-DACs for Neural Massive Arrays with Programmable Weights," IEEE Trans. on Neural Networks, September 2003.