Algorithm and VLSI architecture for linear MMSE detection in MIMO-OFDM systems

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2006, Pages 4102-4105

  Burg, A ^a   Haene, S ^a   Perels, D ^a   Luethi, P ^a   Felber, N ^a   Fichtner, W ^a  

^a ETH ZURICH   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

CHANNEL ESTIMATION; COMMUNICATION SYSTEMS; DECODING; ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING; SIGNAL RECEIVERS; VLSI CIRCUITS;

MIMO-OFDM SYSTEMS; RESOURCE UTILIZATION; VLSI ARCHITECTURE;

ALGORITHMS;

EID: 34547262785     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. G. Foschini and M. Gans, "On limits of wireless communications in a fading environment when using multiple antennas," Wireless Personal Communications, vol. 6, no. 3, pp. 311-334, 1998.
2. Z. Guo and P. Nilsson, "A 53.3 Mb/s 4×4 16-QAM MIMO decoder in 0.35μm CMOS," in Proc. IEEE ISCAS, May 2005, pp. 4947-4950.
3. A. Burg, M. Borgmann, M. Wenk, M. Zellweger, W. Fichtner, and H. Böcskei, "VLSI implementation of MIMO detection using the sphere decoder algorithm," IEEE Journal of Solid-State Circuits, 2005.
4. M. Wenk, M. Zellweger, A. Burg, N. Felber, and W. Fichtner, "K-Best MIMO detection VLSI architectures achieving up to 424 Mbps," in Proc. IEEE Int. Symp. on Circuits and Systems, May 2006.
5. D. Perels, S. Haene, P. Luethi, A. Burg, N. Felber, W. Fichtner, and H. Bölcskei, "ASIC implementation of a MIMO-OFDM transceiver for 192 mbps WLANs," in Proc. IEEE ESSCIRC, Sept. 2005, pp. 215-218.
6. S. Haene, A. Burg, D. Perels, P. Luethi, N. Felber, and W Fichtner, "Silicon implementation of an MMSE-based soft demapper for MIMO-BICM," in Proc. IEEE Int. Symp. on Circuits and Systems, May 2006.
7. Z. Khan, T. Arslan, J. S. Thompson, and A. T. Erdogan, "Area & power efficient VLSI architecture for computing pseudo inverse of channel matrix in a MIMO wireless system," in Proc. IEEE Int. Conf. on VLSI Design (VLSID), Jan. 2006, pp. 734-737.
8. G. Lightbody, R. Woods, and R. Walke, "Design of a parameterized silicon intellectual property core for QR-based RLS filtering," IEEE Trans. on VLSI Systems, vol. 11, pp. 659-678, 2003.
9. F. Edman and V. Öwall, "A scalable pipelined complex valued matrix inversion architecture," in Proc. IEEE ISCAS, 2005, pp. 4489-4492.
10. I. B. Collings, M. R. G. Butler, and M. McKay, "Low complexity receiver design for MIMO bit-interleaved coded modulation," in Prop. 8th IEEE Int. Symposium on Spread Spectrum Techniques and Applications, 2004, pp. 12-16.
11. D. Cescato, M. Borgmann, H. Bölcskei, J. C. Hansen, and A. Burg, "Interpolation-based QR decomposition in MIMO-OEDM systems," in Proc. IEEE Workshop on Signal Processing Advances in Wireless Communications (SPAWEC), June 2005, pp. 945-949.