Linear range extension of a phase-frequency-detector with saturated output

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2006, Pages 1671-1674

  Papamichail, Michail ^a   Karadimas, Dimitrios ^a   Efstathiou, Konstantinos ^a   Papadopoulos, George ^a  

^a UNIVERSITY OF PATRAS   (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; NATURAL FREQUENCIES; TRANSIENT ANALYSIS;

CYCLE SLIPPING; PHASE FREQUENCY DETECTOR (PFD); PHASE LOCKED LOOPS (PLLS);

PHASE SHIFT;

EID: 34547256399     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (12)

1. V. F. Kroupa, "Phase Lock Loops and Frequency Synthesis," John Wiley & Sons, 2003.
2. R. E. Best, "Phase-Locked Loops: Theory, Design and Applications, Fifth Edition," McGraw-Hill, 2003.
3. D. R. Stephens, "Phase-Locked Loops for wireless communications: Digital, Analog and Optical Implementations, Second Edition," Kluwer Academic Publishers, 2002.
4. K. Kundert, "Predicting the Phase Noise and Jitter of PLL-Based Frequency Synthesizers," www.designers-guide.com.
5. B. Razavi, "RF Microelectronics," Prentice Hall, 1998.
6. F. M. Gardner, "Charge-Pump Phase-Locked Loops," IEEE Trans. Comm., Vol. COM-28, pp. 1849-1858, November 1980.
7. D. Banerjee, "PLL Performance, Simulation, and Design, 3rd Edition," 2003.
8. P. V. Brennan, "Performance of phase-locked loop frequency synthesizer using accumulative phase detector," IEE Proc. - Circuits Devices Syst., Vol. 143, No. 5, pp. 249-254, October 1996.
9. G. T. Roh, Y. H. Lee, and B. Kim, "Optimum Phase-Acquisition Technique for Charge-Pump PLL," IEEE transactions on Circuits and Systems-II: Analog and Digital Signal Processing, Vol. 44, No. 9, pp. 729-740, September 1997.
10. C. Y., Yang and S. I. Liu, "Fast-Switching Frequency Synthesizer with a Discriminator-Aided Phase Detector," IEEE Journal of Solid-State Circuits, Vol. 35, NO. 10, pp. 1445-1452, October 2000.
11. I. C. Hwang, S. H. Song, and S. W. Kim, "A Digitally Controlled Phase-Locked Loop With a Digital Phase-Frequency Detector for Fast Acquisition," IEEE Journal of Solid-State Circuits, Vol. 36, No. 10, pp. 1574-1581, October 2001.
12. J. Lee, and B. Kim, "A Low-Noise Fast-Lock Phase-Locked Loop with Adaptive Bandwidth Control," IEEE Journal of Solid-State Circuits, Vol. 35, No. 8, pp. 1137-1145, August 2000.