Memory access pattern analysis and stream cache design for multimedia applications

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2003-January, Issue , 2003, Pages 22-27

  Lee, Junghee ^a   Park, Chanik ^b   Ha, Soonhoi ^a  

^a Seoul National University   (South Korea)

^b SAMSUNG Electronics   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER HARDWARE DESCRIPTION LANGUAGES; DATA STRUCTURES; EMBEDDED SYSTEMS; FORECASTING; HARDWARE; MEMORY ARCHITECTURE; RECONFIGURABLE HARDWARE;

ACCESS PATTERNS; ANALYSIS OF DATA; CACHE ARCHITECTURE; MEMORY ACCESS PATTERNS; MULTIMEDIA APPLICATIONS; PREDICTION LOGIC; PREDICTION-BASED; PREFETCHING TECHNIQUES;

CACHE MEMORY;

EID: 84954420746     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2003.1194988     Document Type: Conference Paper

References (12)

1. P. Baglietto, M. Maresca and M.Migliardi, "Image processing on high-performance RISC systems," Proc. of the IEEE, vol 84, no.7, 1996.
2. J.L. Baer and T.F Chen, "An effective on-chip preloading scheme to reduce data access penalty," Proc. of the Conference on Supercomputing, 1991.
3. T.F, Chen and J. L. Baer, "Effective hardware-based data prefetching for high-performance processors," IEEE Trans. on Computers. VOL 44, No. 5, May 1995.
4. T.F. Chen and J.L. Baer, "A performance study of software and hardware prefetching schemes," Proc. of the 21st Annual International Symposium on Computer Architecture, pp. 223-232, 1994.
5. P.Grun, N.Dutt, and A.Nicolau. "APEX: access pattern based memory architecture exploration," in ISSS, 2001.
6. S. Rubin, R.Bodik, and T.Chilimbi. "An efficient profile-analysis framework for data-layout optimizations," in POPL 2002.
7. N.P.Jouppi, "Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers," in ISCA 1990.
8. S.Palacharla and R.E.Kessler, "Evaluating stream buffers as a secondary cache replacement," in ISCA 1994.
9. S. Przybylski, "Sorting out the new DRAMs," in Hot Chips Tutorial, Stanford, CA, 1997.
10. F. Catthoor, S. Wuytack, E. De Greef, F. Balasa, L. Nachtergaele, and A. Vandecappelle, Custom Memory Management Methodology, Kluwer, 1998.
11. C. Zhang and S.A. McKee, "Hardware-only stream prefetching and dynamic access ordering," in ICS 2000.
12. ARM Ltd., Linker and Utilities Guide, ARM Developer Suite Release 1.2, 2001.