Fast algorithms for slew constrained minimum cost buffering

Proceedings - Design Automation Conference

Volumn , Issue , 2006, Pages 308-313

  Hu, Shiyan ^a   Alpert, Charles J ^b   Hu, Jiang ^a   Karandikar, Shrirang ^b   Li, Zhuo ^a   Shi, Weiping ^a   Sze, C N ^b  

^a Department of Electrical and Computer Engineering   (United States)

^b IBM AUSTIN RESEARCH LABORATORY   (United States)

Author keywords

Buffer insertion; Physical design; Slew constraint

Indexed keywords

ADAPTIVE CONTROL SYSTEMS; COST EFFECTIVENESS; DYNAMIC PROGRAMMING; LEARNING ALGORITHMS; PROBLEM SOLVING;

BUFFER INSERTION; CIRCUIT DESIGN; PHYSICAL DESIGN; SLEW CONSTRAINT;

CONSTRAINED OPTIMIZATION;

EID: 34547212972     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1146909.1146990     Document Type: Conference Paper

References (12)

1. P. Saxena and N. Menezes and P. Cocchini and D.A. Kirkpatrick, "Repeater scaling and its impact on CAD," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 23, no. 4, pp. 451-463, 2004.
2. P.J. Osler, "Placement driven synthesis case studies on two sets of two chips: hierarchical and flat," in Proceedings of the ACM International Symposium on Physical Design, pp. 190-197, 2004.
3. J. Lillis and C-K. Cheng and T.-T.Y. Lin, "Optimal wire sizing and buffer insertion for low power and a generalized delay model," IEEE Journal of Solid State Circuits, vol. 31, no. 3, pp. 437-447, 1996.
4. N. Menezes and C-P. Chen, "Spec-based repeater insertion and wire sizing for on-chip interconnect," in Proceedings of the IEEE International Conference on VLSI Design, pp. 476-483, 1999.
5. C.J. Alpert and A. Devgan and S.T. Quay, "Buffer Insertion for noise and delay optimization," in Proceedings of the Design Automation Conference, pp. 362-367, 1998.
6. _, "Buffer insertion with accurate gate and interconnect delay computation," in Proceedings of the Design Automation Conference, pp. 479-484, 1999.
7. C.J. Alpert and A.B. Kahng and B. Liu and I. Mandoiu and A. Zelikovsky, "Minimum-buffered routing of non-critical nets for slew rate and reliability control," in Proceedings of the International Conference on Computer Aided Design, pp. 408-415, 2001.
8. C.J. Alpert and J. Hu and S.S. Sapatnekar and P.G. Villarrubia, "A practical methodology for early buffer and wire resource allocation," in Proceedings of the Design Automation Conference, pp. 189-194, 2001.
9. C.V. Kashyap and C.J. Alpert and F. Liu and A. Devgan, "Closed form expressions for extending step delay and slew metrics to ramp inputs," in Proceedings of the International Symposium on Physical Design, pp. 24-31, 2003.
10. H.B. Bakoglu, Circuits, Interconnects, and Packaging for VLSI. Addison-Wesley Publishing Company, 1990.
11. N.H. Weste and K. Eshraghian, Principles of CMOS VLSI Design. Addison Wesley, 1993, pp. 221-223.
12. L.P.P.P. van Ginneken, "Buffer placement in distributed RC-tree networks for minimal Elmore delay," in Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 865-868, 1990.