High-level power management of embedded systems with application-specific energy cost functions

Proceedings - Design Automation Conference

Volumn , Issue , 2006, Pages 568-573

  Cho, Youngjin ^a   Chang, Naehyuck ^a   Chakrabarti, Chaitali ^b   Vrudhula, Sarma ^c  

^a Seoul National University   (South Korea)

^b Arizona State University   (United States)

^c ARIZONA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COST EFFECTIVENESS; DYNAMIC PROGRAMMING; ENERGY EFFICIENCY; POWER CONTROL;

DYNAMIC VOLTAGE SCALING (DVS); PERIPHERAL ACCESS PATTERNS; POWER MANAGEMENT;

EMBEDDED SYSTEMS;

EID: 34547211996     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1146909.1147057     Document Type: Conference Paper

References (20)

1. S. Irani, S. Shukla, and R. Gupta, "Online strategies for dynamic power management in systems with multiple power-saving states," ACM Trans. Embedded Computing Sys. (TECS), vol. 2, no. 3, pp. 325-346, 2003.
2. P. M. Greenawalt, "Modeling power management for hard disks," in Proc. Conf. Modeling, Analysis, Simulation of Computer and Telecomm. Sys. (MASCOTS), pp. 62-66, 1994.
3. L. Benini, A. Bogliolo, and G. De Micheli, "A survey of design techniques for system-level dynamic power management," IEEE Trans. VLSI, vol. 8, no. 3, pp. 299-316, 2000.
4. Y-H. Lu, E.-Y. Chung, T. Simunic, L. Benini, and G. De Micheli, "Quantitative comparison of power management algorithms," in Proc. Design Automation and Test in Europe Conf. (DATE), pp. 20-26, 2000.
5. A. Manzak and C. Chakrabarti, "Variable voltage task scheduling algorithms for minimizing energy/power," IEEE Trans. VLSI, vol. 11, pp. 270-276, April 2003.
6. P. Pillai and K. G. Shin, "Real-time dynamic voltage scaling for low-power embedded operating systems," in Proc. SIGOPS, pp. 89-102, ACM Press, 2001.
7. T. Pering, T. Burd, and R. Brodersen, "The simulation, and evaluation of dynamic voltage scaling algorithms," in Proc. Intl' Symp. Low Power Electronics and Design (ISLPED), pp. 76-81, 1998.
8. D. Grunwald, P. Levis, K. I. Farkas, C. B. Money, and M. Neufeld, "Policies for dynamic clock, scheduling," in Proc. Symp. Operating Sys. Design and Implementation (OSDI), 2000.
9. J. R. Lorch and A. J. Smith, "PACE: A new approach, to dynamic voltage scaling," IEEE Trans. Computers, vol. 53, pp. 856-869, July 2004.
10. M. Weiser, B. Welch, A. Demers, and S. Shenker, "Scheduling for reduced CPU energy," in Proc. Symp. Operating Sys. Design and Implementation (OSDI), pp. 13-23, 1994.
11. K. Govil, E. Chan, and H. Wasserman, "Comparing algorithms for dynamic speed-setting of a low-power CPU," in Proc. Intl' Conf. Mobile Computing and Networking (MOBICOM), pp. 13-25, 1995.
12. A. Klaiber, "The technology behind Crusoe™processors," tech. rep., Transmeta Corp., 2000.
13. T. Pering, T. Burd, and R. Brodersen, "Voltage scheduling in the IpARM microprocessor system," in Proc. Intl' Symp. Low Power Electronics and Design (ISLPED), pp. 96-101, 2000.
14. W. Yuan and K. Nahrstedt, "Energy-efficient soft real-time cpu scheduling for mobile multimedia systems," in Proc. Symp. Operating Sys. Principles (SOSP), pp. 149-163, 2003.
15. T. Simunic, L. Benini, A. Acquaviva, P. Glynn, and G. De Micheli, "Dynamic voltage scaling for portable systems," in Proc. Design Automation Conf. (DAC), pp. 524-529, 2001.
16. R. Jejurikar and R. Gupta, "Dynamic Voltage Scaling for Systemwide Energy Minimization in Real-time Embedded Systems," in Proceedings of the 2004 International Symposium on Low Power Electronics and Design, pp. 78-81,2004.
17. Y. Cho and N. Chang, "Memory-aware Energy-optimal Frequency Assignment for Dynamic Supply Voltage Scaling," in Proceedings of the 2004 International Symposium on Low Power Electronics and Design, pp. 387-392, 2004.
18. Y. Choi, N. Chang, and T. Kim, "DC-DC Converter-aware Power Management for Battery-operated Embedded Systems," in Proceedings of the 42nd Conference on Design Automation, pp. 895-900, 2005.
19. R. Jejurikar, C. Pereira, and R. Gupta, "Leakage Aware Dynamic Voltage Scaling for Real-time Embedded Systems," in Proceedings of the 41st Conference on Design Automation, pp. 275-280, 2004.
20. L. Niu and G. Quan, "Reducing Both, Dynamic and Leakage Energy Consumption for Hard Real-time Systems," in Proceedings of the 2004 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, pp. 140-148, 2004.