Variable voltage task scheduling algorithms for minimizing energy/power

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 11, Issue 2, 2003, Pages 270-276

  Manzak, Ali ^a,b   Chakrabarti, Chaitali ^c  

^a Lattice Semiconductor Corporation   (United States)

^b SULEYMAN DEMIREL UNIVERSITY   (Turkey)

^c Arizona State University   (United States)

Author keywords

Dynamic voltage scaling; Energy minimization; Lagrange multiplier method; Low power; Off line algorithms; On line; Peak power minimization; Task scheduling

Indexed keywords

ALGORITHMS; COMPUTER CONTROL SYSTEMS; ENERGY CONSERVATION; LINEAR PROGRAMMING;

TASK SCHEDULING;

LAGRANGE MULTIPLIERS;

EID: 0041767578     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2003.810801     Document Type: Article

References (22)

1. J. M. Rabaey and M. Pedram, Low Power Design Methodologies. Norwell, MA: Kluwer , 1996, pp. 46-61.
2. V. Gutnik and A. P. Chandrakasan, "Embedded power supply for low-power DSP," IEEE Trans. VLSI Syst., vol. 5, pp. 425-435, Dec. 1997.
3. F. Yao, A. Demers, and S. Shenker, "A scheduling model for reduced CPU energy," in Proc. IEEE Annu. Found. Comput. Science, 1995, pp. 374-82.
4. T. Ishihara and H. Yasuura, "Voltage scheduling problem for dynamically variable voltage processor," in Proc. Int. Symp. Low-Power Design, 1998, pp. 197-202.
5. I. Hong, D. Kirovski, G. Qu, M. Potkonjak, and M.-B. Srivastava, "Power optimization of variable voltage core-based systems," in Proc. Design Automation Conf., 1998, pp. 176-81.
6. G. Quan and X. Hu, "Energy efficient fixed-priority scheduling for real-time systems on variable voltage processors," in Proc. Design Automation Conf., 2001, pp. 828-833.
7. A. Manzak and C. Chakrabarti, "Variable voltage task scheduling for minimizing energy," in Proc. Int. Symp. Low-Power Design, 2001, pp. 279-282.
8. J. Pouwelse, K. Langendoen, and H. Sips, "Energy priority scheduling for variable voltage processors," in Proc. Int. Symp. Low-Power Design 2001, pp. 28-33.
9. M. Weiser, B. Welch, A. Demers, and S. Shenker, "Scheduling for reduced CPU energy," in Proc. USENIX Symp. Operating Syst. Design and Implementation, 1994, pp. 13-23.
10. T. Pering, T. Burd, and R. Brodersen, "The simulation and evaluation of dynamic voltage scheduling algorithms," in Proc. Int. Symp. Low-Power Design, 1998, pp. 76-81.
11. D. Grunwald et al., "Policies for dynamic clock scheduling," in Proc. USENIX Symp. Operating Syst. Design Implementation, 2000, pp. 73-86.
12. T. Pering, T. Burd, and R. Brodersen, "Voltage scheduling in the lpARM microprocessor system," in Proc. Int. Symp. Low-Power Design, 2000, pp. 96-101.
13. Y. Shin and K. Choi, "Power conscious fixed priority scheduling for hard real-time systems," in Proc. Design Automation Conf., 1999, pp. 134-139.
14. Y. Shin, K. Choi, and T. Sakurai, "Power optimization of real-time embedded systems on variable speed processors," in Proc. Int. Conf. Computer-Aided Design, 2000, pp. 365-368.
15. S. Lee and T. Dakurai, "Run-time voltage hopping for low power real systems," in Proc. Design Automation Conf., 2000, pp. 806-809.
16. D. Shin, J. Kim, and S. Lee, "Low energy intra task voltage scheduling using static timing analysis," in Proc. Design Automation Conf., 2001, pp. 438-443.
17. D. Shin and J. Kim, "A profile-based energy-efficient intra task voltage scheduling algorithm for hard real-time applications," in Proc. Int. Symp. Low Power Design, 2001, pp. 271-274.
18. J. R. Jackson, "Scheduling a production line to minimize maximum tardiness," Univ. Calif., Los Angeles, Manage. Sci. Res. Project 43, 1955.
19. W. Horn, "Some simple scheduling algorithms," Naval Res. Logistics Quart., vol. 21, pp. 177-185, 1974.
20. C. L. Liu and J. W. Layland, "Scheduling algorithms for multiprogramming an a hard real time environment," J. ACM, vol. 20, pp. 46-61, Jan. 1973.
21. N. Kim et al., "Visual assessment of a real-time system design: A case study on a CNC controller," in Proc. IEEE Real-Time Syst. Symp., Dec. 1996, pp. 300-310.
22. A. Burns, K. Tindell, and A. Wellings, "Effective analysis for engineering real-time fixed priority schedulers," IEEE Trans. Software Eng., vol. 21, pp. 475-480, May 1995.