-
1
-
-
85165848527
-
-
http://www.tutorgig.com/encyclopedia.
-
-
-
-
3
-
-
85165859807
-
-
R. B. Fair, V. Srinivasan, H. Ren, P. Paik, V. Pamula, and M. Pollack. Electrowetting-based on-chip sample processing for Integrated microfluidics. In Proc. IEDM, pages 32.5.1-32.5.4, 2003.
-
R. B. Fair, V. Srinivasan, H. Ren, P. Paik, V. Pamula, and M. Pollack. Electrowetting-based on-chip sample processing for Integrated microfluidics. In Proc. IEDM, pages 32.5.1-32.5.4, 2003.
-
-
-
-
4
-
-
0347117076
-
Optimal fpga module placement with temporal precedence constraints
-
May
-
S. P. Fekete, E. Kóhler, and J. Teich. Optimal fpga module placement with temporal precedence constraints. In Proc. DATE, pages 658-665, May 2001.
-
(2001)
Proc. DATE
, pp. 658-665
-
-
Fekete, S.P.1
Kóhler, E.2
Teich, J.3
-
5
-
-
26444479778
-
Optimization by simulated annealing
-
May
-
S. Kirkpatrick, C. D. Gelatt, and M. P. Vecchi. Optimization by simulated annealing. Science, 220(4598):671-680, May 1983.
-
(1983)
Science
, vol.220
, Issue.4598
, pp. 671-680
-
-
Kirkpatrick, S.1
Gelatt, C.D.2
Vecchi, M.P.3
-
6
-
-
16644373900
-
Protein stamping for maldi mass spectrometry using an electrowetting-based microfluidic platform
-
V. Srinivasan, V. Pamula, P. Paik, and R. Fair. Protein stamping for maldi mass spectrometry using an electrowetting-based microfluidic platform. In Proc. SPIE, pages 26-32, 2004.
-
(2004)
Proc. SPIE
, pp. 26-32
-
-
Srinivasan, V.1
Pamula, V.2
Paik, P.3
Fair, R.4
-
7
-
-
16244402651
-
Architectural-level synthesis of digital microfluidics-based biochips
-
Nov
-
F. Su and K. Chakrabarty. Architectural-level synthesis of digital microfluidics-based biochips. In Proc. ICCAD, pages 223-228, Nov. 2004.
-
(2004)
Proc. ICCAD
, pp. 223-228
-
-
Su, F.1
Chakrabarty, K.2
-
8
-
-
27644489374
-
Design of fault-tolerant and dynamically-reconfigurable microfluidic biochips
-
March
-
F. Su and K. Chakrabarty. Design of fault-tolerant and dynamically-reconfigurable microfluidic biochips. In Proc. DATE, pages 1202-1207, March 2005.
-
(2005)
Proc. DATE
, pp. 1202-1207
-
-
Su, F.1
Chakrabarty, K.2
-
9
-
-
27944477392
-
Unified high-level synthesis and module placement for defect-tolerant microfluidic biochips
-
June
-
F. Su and K. Chakrabarty. Unified high-level synthesis and module placement for defect-tolerant microfluidic biochips. In Proc. DAC, pages 825-830, June 2005.
-
(2005)
Proc. DAC
, pp. 825-830
-
-
Su, F.1
Chakrabarty, K.2
-
10
-
-
16244372069
-
Temporal floorplanning using the t-tree formulation
-
Nov
-
P.-H. Yuh, C-L. Yang, and Y.-W. Chang. Temporal floorplanning using the t-tree formulation. In Proc. ICCAD, pages 300-305, Nov. 2004.
-
(2004)
Proc. ICCAD
, pp. 300-305
-
-
Yuh, P.-H.1
Yang, C.-L.2
Chang, Y.-W.3
-
11
-
-
2442467801
-
Temporal floorplanning using 3d-subtcg
-
Jan
-
P.-H. Yuh, C-L. Yang, Y.-W. Chang, and H.-L. Chang. Temporal floorplanning using 3d-subtcg. In Proc. ASPDAC, pages 725-730, Jan. 2004.
-
(2004)
Proc. ASPDAC
, pp. 725-730
-
-
Yuh, P.-H.1
Yang, C.-L.2
Chang, Y.-W.3
Chang, H.-L.4
|