![]() |
Volumn 24, Issue 2, 2007, Pages 140-152
|
Hybrid, incremental assertion-based verification for TLM design flows
|
Author keywords
Assertion based verification; Design flow; Hybrid; RTL; TLM
|
Indexed keywords
CODES (SYMBOLS);
COMPUTER AIDED DESIGN;
COMPUTER SYSTEMS;
MODEL CHECKING;
ASSERTION-BASED VERIFICATION;
DESIGN FLOW;
TRANSACTION-LEVEL MODELING (TLM);
VERIFICATION;
|
EID: 34347403228
PISSN: 07407475
EISSN: None
Source Type: Journal
DOI: 10.1109/MDT.2007.48 Document Type: Article |
Times cited : (25)
|
References (12)
|