On-chip high-voltage charge pump circuit in standard CMOS processes with polysilicon diodes

2005 IEEE Asian Solid-State Circuits Conference, ASSCC 2005

Volumn , Issue , 2005, Pages 157-160

  Ker, Ming Dou ^a   Chen, Shih Lun ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; DIODES; ELECTRIC BREAKDOWN; ELECTRIC POTENTIAL; POLYSILICON;

HIGH-VOLTAGE CHARGE PUMP CIRCUIT; OUTPUT VOLTAGE; POLYSILICON DIODES;

VOLTAGE STABILIZING CIRCUITS;

EID: 34250741373     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASSCC.2005.251689     Document Type: Conference Paper

References (11)

1. T. Kawahara, T. Kobayashi, Y. Jyouno, S.-I. Saeki, N. Miyamoto, T. Adachi, M. Kato, A. Sato, J. Yugami, H. Kume, and K. Kimura, "Bitline clamped sensing multiplex and accurate high voltage generator for quarter-micron flash memories," IEEE J. Solid-State Circuits, vol. 31, pp. 1590-1600, Nov. 1996.
2. T. Tanzawa, Y. Takano, K. Watanabe, and S. Atsumi, "High-voltage transistor scaling circuit techniques for high-density negative-gate channel-erasing NOR flash memory," IEEE J. Solid-State Circuits, vol. 37, pp. 1318-1325, Oct. 2002.
3. R. S. Pierre, "Low-power BiCMOS op-amp with integrated current-mode charge pump," IEEE J. Solid-State Circuit's, vol. 35, pp. 1046-1050, Jul. 2000.
4. M. R. Hoque, T. McNutt, J. Zhang, A. Mantooth, and M. Mojarradi, "A high voltage Dickson charge pump in SOI CMOS, in Proc. IEEE Custom Integrated Circuits Conf., 2003, pp. 493-496.
5. M. R. Hoque, T. Ahmad, T. McNutt, A. Mantooth, and M. Mojarradi, "Design technique of an on-chip, high-voltage charge pump in SOI," in Proc. IEEE Symp. Circuits Syst., 2005, pp. 133-136.
6. J. F. Dickson, "On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique," IEEE J. Solid-State Circuits, vol. 11, pp. 374-378, Jun. 1976.
7. K.-H. Choi, J.-M. Park, J.-K. Kim, T.-S. Jung, and K.-D. Suh, "Floating-well charge pump circuits for sub-2.0V single power supply flash memories," in Symp. VLSI Circuits Dig. Tech. Papers, 1997. pp. 61-62.
8. J.-T. Wu and K.-L. Chang, "MOS charge pump for low-voltage operation," IEEE J. Solid-State Circuits, vol. 33, pp. 592-597, Apr. 1998.
9. J. Shin, I.-Y. Chung, Y. J. Park, and H. S. Min, "A new charge pump without degradation in threshold voltage due to body effect," IEEE J. Solid-State Circuits, vol. 35, pp. 1227-1230, Apr. 2000.
10. M.-D. Ker, S.-L. Chen, and C.-S. Tsai, "A new charge pump circuit dealing with gate-oxide reliability issue in low-voltage processes," in Proc. IEEE Int. Symp. Circuits Syst., 2004, vol. I, pp. 321-324.
11. Semiconductor Industry Association, International Technology Roadmap for Semiconductors, 2004.