Predicting reconfigurable interconnect performance in distributed shared-memory systems

Integration, the VLSI Journal

Volumn 40, Issue 4, 2007, Pages 382-393

  Heirman, W ^a   Dambre, J ^a   Artundo, I ^b   Debaes, C ^b   Thienpont, H ^b   Stroobandt, D ^a   Van Campenhout, J ^a  

^a GHENT UNIVERSITY   (Belgium)

^b FREE UNIVERSITY OF BRUSSELS   (Belgium)

Author keywords

Distributed shared memory; Interconnection network; Prediction model; Reconfiguration

Indexed keywords

COMPUTER SIMULATION; DATA STORAGE EQUIPMENT; INTERCONNECTION NETWORKS;

DISTRIBUTED SHARED MEMORY; PREDICTION MODELS; RECONFIGURATION;

DISTRIBUTED COMPUTER SYSTEMS;

EID: 34249063997     PISSN: 01679260     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.vlsi.2006.05.001     Document Type: Article

References (17)

1. Miller D.A.B., and Ozaktas H.M. Limit to the bit-rate capacity of electrical interconnects from the aspect ratio of the system architecture. J. Parallel Distributed Comput. 41 1 (1997) 42-52
2. Lenoski D., Laudon J., Gharachorloo K., Weber W.-D., Gupta A., Hennessy J.L., Horowitz M., and Lam M.S. The Stanford DASH multiprocessor. IEEE Comput. 25 3 (1992) 63-79
3. Collet J., Litaize D., Campenhout J.V., Desmulliez M., Jesshope C., Thienpont H., Goodman J., and Louri A. Architectural approach to the role of optics in monoprocessor and multiprocessor machines. Appl. Opt. 39 (2000) 671-682
4. Benner A.F., Ignatowski M., Kash J.A., Kuchta D.M., and Ritter M.B. Exploitation of optical interconnects in future server architectures. IBM J. Res. Dev. 49 4/5 (2005) 755-776
5. M. Brunfaut, et al., Demonstrating optoelectronic interconnect in a FPGA based prototype system using flip chip mounted 2D arrays of optical components and 2D POF-ribbon arrays as optical pathways, in: Proceedings of SPIE, Bellingham, vol. 4455, 2001, pp. 160-171.
6. L. Chao, Optical technologies and applications, Intel Technol. J. 8(2).
7. L. Schares, et al., Terabus-a waveguide-based parallel optical interconnect for Tb/s-class on-board data transfers in computer systems, in: Proceedings of the 31st European Conference on Optical Communication (ECOC 2005), vol. 3, The Institution of Electrical Engineers, Glasgow, Scotland, 2005, pp. 369-372.
8. I. Artundo, L. Desmet, W. Heirman, C. Debaes, J. Dambre, J. Van Campenhout, H. Thienpont, Selective optical broadcast component for reconfigurable multiprocessor interconnects, IEEE J. Sel. Top. Quantum Electron., Special issue on Optical Communication, 2006, in print.
9. Katsinis C. Performance analysis of the simultaneous optical multi-processor exchange bus. Parallel Comput. 27 8 (2001) 1079-1115
10. Heirman W., Dambre J., Van Campenhout J., Debaes C., and Thienpont H. Traffic temporal analysis for reconfigurable interconnects in shared-memory systems. Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium. Colorado (2005), IEEE Computer Society, Denver, Colorado 150
11. Magnusson P.S., Christensson M., Eskilson J., Forsgren D., Hallberg G., Hogberg J., Larsson F., Moestedt A., and Werner B. Simics: a full system simulation platform. IEEE Comput. 35 2 (2002) 50-58
12. F. Ridruejo, A. Gonzalez, J. Miguel-Alonso, TrGen: a traffic generation system for interconnection network simulators, in: First International Workshop on Performance Evaluation of Networks for Parallel, Cluster and Grid Computing Systems (PEN-PCGCS'05), Olso, Norway, 2005.
13. W. Heirman, J. Dambre, D. Stroobandt, J. Van Campenhout, C. Debaes, H. Thienpont, Prediction model for evaluation of reconfigurable interconnects in distributed shared-memory systems, in: Proceedings of the 2005 International Workshop on System Level Interconnect Prediction (SLIP'05), ACM Press, San Francisco, CA, 2005, pp. 51-58.
14. Sterling T., Savarese D., Becker D.J., Dorband J.E., Ranawake U.A., and Packer C.V. Beowulf. a parallel workstation for scientific computation. Proceedings of the International Conference on Parallel Processing (1995), CRC Press, Boca Raton, USA 11-14
15. Pinkston T.M., and Goodman J.W. Design of an optical reconfigurable shared-bus-hypercube interconnect. Appl. Opt. 33 8 (1994) 1434-1443
16. J.L. Sánchez, J. Duato, J.M. García, Using channel pipelining in reconfigurable interconnection networks, in: Sixth Euromicro Workshop on Parallel and Distributed Processing, 1998.
17. Woo S.C., Ohara M., Torrie E., Singh J.P., and Gupta A. The SPLASH-2 programs. characterization and methodological considerations. Proceedings of the 22nd International Symposium on Computer Architecture. Santa Margherita Ligure, Italy (1995) 24-36