Prediction model for evaluation of reconfigurable interconnects in distributed shared-memory systems

International Workshop on System Level Interconnect Prediction, SLIP

Volumn , Issue , 2005, Pages 51-58

  Heirman, W ^a   Debaes, C ^b   Dambre, J ^a   Thienpont, H ^b   Stroobandt, D ^a   Van Campenhout, J ^a  

^a GHENT UNIVERSITY   (Belgium)

^b FREE UNIVERSITY OF BRUSSELS   (Belgium)

Author keywords

Distributed shared memory; Interconnection network; Prediction model; Reconfiguration

Indexed keywords

COMPUTER SIMULATION; DYNAMICS; MATHEMATICAL MODELS; STATISTICAL METHODS; TELECOMMUNICATION TRAFFIC;

DISTRIBUTED SHARED MEMORY; PREDICTION MODEL; RECONFIGURATION;

INTERCONNECTION NETWORKS;

EID: 30944468577     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1053355.1053367     Document Type: Conference Paper

References (13)

1. M. Brunfaut et al. Demonstrating optoelectronic interconnect in a FPGA based prototype system using flip chip mounted 2D arrays of optical components and 2D POF-ribbon arrays as optical pathways. In Proceedings of SPIE. volume 4455, pages 160-171, Bellingham, July 2001.
2. K. Bui Viet, L. Desmet, J. Dambre, K. Beyls, J. Van Campenhout, and H. Thienpont. Reconfigurable optical interconnects for parallel computer systems: design space issues. In VCSELs and Optical Interconnects, volume 4942, pages 236-246, Brugge, October 2002. SPIE.
3. L. Chao. Optical technologies and applications. Intel Technology Journal, 8(2), May 2004.
4. J. Collet, D. Litaize, J. V. Campenhout, M. Desmulliez, C. Jesshope, H. Thienpont, J. Goodman, and A. Louri. Architectural approach to the role of optics in monoprocessor and multiprocessor machines. Applied Optics, 39:671-682, 2000.
5. W. Heirman, J. Dambre, J. Van Campenhout, C. Debaes, and H. Thienpont. Traffic temporal analysis for reconfigurable interconnects in shared-memory systems. In Reconfigurable Architectures Workshop, April 2005.
6. C. Katsinis. Performance analysis of the simultaneous optical multi-processor exchange bus. Parallel Computing, 27(8):1079-1115, 2001.
7. D. Lenoski, J. Laudon, K. Gharachorloo, W.-D. Weber, A. Gupta, J. L. Hennessy, M. Horowitz, and M. S. Lam. The Stanford DASH multiprocessor. IEEE Computer, 25(3):63-79, March 1992.
8. P. S. Magnusson, M. Christensson. J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, and B. Werner. Simics: A full system simulation platform. IEEE Computer, 35(2):50-58, February 2002.
9. D. A. B. Miller and H. M. Ozaktas. Limit to the bit-rate capacity of electrical interconnects from the aspect ratio of the system architecture. Journal of Parallel and Distributed Computing, 41(1):42-52. 1997.
10. T. M. Pinkston and J. W. Goodman. Design of an optical reconfigurable shared-bus-hypercube interconnect. Applied Optics, 33(8):1434-1443, 1994.
11. J. L. Sánchez, J. Duato, and J. M. Garcia. Using channel pipelining in reconfigurable interconnection networks. In 6th Euromicro Workshop on Parallel and Distributed Processing, January 1998.
12. T. Sterling, D. Savarese, D. J. Becker, J. E. Dorband, U. A. Ranawake, and C. V. Packer. Beowulf : A parallel workstation for scientic computation. In Proceedings of the International Conference on Parallel Processing, Boca Raton, USA, pages 11-14. CRC Press, August 1995.
13. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The SPLASH-2 programs: Characterization and methodological considerations. In Proceedings of the 22th International Symposium on Computer Architecture, pages 24-36, Santa Margherita Ligure. Italy. 1995.