Design of a generalized priority queue manager for ATM switches

IEEE Journal on Selected Areas in Communications

Volumn 15, Issue 5, 1997, Pages 867-879

  Chao, H Jonathan ^a,b   Cheng, Hsiling ^b,c,d,e   Jenq, Yau Ren ^b   Jeong, Daein ^b  

^a IEEE   (United States)

^b POLYTECHNIC UNIVERSITY   (United States)

^c FENG CHIA UNIVERSITY   (Taiwan)

^d Polytechnic University   (United States)

^e GTE Taiwan Branch   (Taiwan)

Author keywords

Asynchronous transfer mode; Content addressable memory; Discarding; Fairness; Quality of service; Queue manager; Scheduling

Indexed keywords

DESIGN; PERFORMANCE; QUALITY ASSURANCE; QUEUEING THEORY; SCHEDULING; SWITCHES;

QUEUE MANAGERS;

ASYNCHRONOUS TRANSFER MODE;

EID: 0031162531     PISSN: 07338716     EISSN: None     Source Type: Journal    
DOI: 10.1109/49.594848     Document Type: Article

References (18)

1. Y. Takagi, S. Hino, and T. Takahashi, "Priority assignment control of ATM line buffers with multiple QoS classes," IEEE J. Select. Areas Commun., vol. 9, Sept. 1991.
2. R. Chipalkatti, J. F. Kurose, and D. Towsley, "Scheduling policies for real-time and nonreal-time traffic in a statistical multiplexer," in Proc. IEEE INFOCOM '89, pp. 774-783.
3. Y. Lim and J. E. Kobza, "Analysis of a delay-dependent priority discipline in an integrated multiclass traffic fast packet," IEEE Trans. Commun., vol. 38, May 1990.
4. J. R. Jackson, "Queues with dynamic priority discipline," Management Sci., vol. 8, no. 1, 1961.
5. H. M. Goldberg, "Analysis of the earliest due date scheduling rule in queueing systems," Math. Oper. Res., vol. 2, no. 2, 1977.
6. A. Demers, S. Keshav, and S. Shenker, "Analysis and simulation of a fair queueing algorithm," in Proc. ACM SIGCOMM'89, Austin, TX, pp. 1-12.
7. L. Zhang, "Virtual clock: A new traffic control algorithm for packet switching networks," in Proc. ACM SIGCOMM'90, Philadelphia, PA, pp. 19-29.
8. A. K. Parekh, "A generalized processor sharing approach to flow control in integrated services network," Ph.D. dissertation, M.I.T., Cambridge, Feb. 1992.
9. S. J. Golestani, "A self-clocked fair queueing scheme for broadband applications" in Proc. IEEE INFOCOM'94, Toronto, Ont., Canada.
10. G. de Veciana and G. Kesidis, "Bandwidth allocation for multiple qualities of service using generalized processor sharing," IEEE Trans. Inform. Theory, vol. 42, pp. 268-272, Jan. 1996.
11. A. Y. Lin and J. A. Silvester, "Priority queueing strategies and buffer allocation protocols for traffic control at an ATM integrated broadband switching system," IEEE J. Select. Areas Commun., vol. 9, pp. 1524-1536, Dec. 1991.
12. J D. W. Petr and V. S. Frost, "Nested threshold cell discarding for ATM overload control: Optimization under cell loss constraints," in Proc. IEEE INFOCOM'91, Bal Harbour, FL.
13. L. Tassiulas, Y. Hung, and S. S. Panwar, "Optimal buffer control during congestion in an ATM network node," in Proc. IEEE INFOCOM'93, San Francisco, CA.
14. H. J. Chao and H. Cheng, "A new QoS-guaranteed cell discarding scheme: Self-calibrating pushout," in GLOBECOM'94, San Francisco, CA.
15. N. Yin and M. G. Hluchyj, "Implication of dropping packets from the front of a queue," IEEE Trans. Commun., vol. 41, pp. 846-851, June 1993.
16. "Broadband ISDN switching system generic requirements," Bellcore, TA-NWT-001110, issue 1, Aug. 1992.
17. H. J. Chao and N. Uzun, "A VLSI sequencer chip for ATM traffic shaper and queue manager," IEEE J, Solid-State Circuits, vol. 27, pp. 1634-1643, Nov. 1992.
18. H. J. Chao, "A novel architecture for queue management in the ATM network," IEEE J. Select. Areas Commun., vol. 9, pp. 1110-1118, Sept. 1991.