A low-cost memory remapping scheme for address bus protection

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn 2006, Issue , 2006, Pages 74-83

  Gao, Lan ^a   Yang, Jun ^a   Chrobak, Marek ^a   Zhang, Youtao ^b   Nguyen, San ^a   Lee, Hsien Hsin S ^c  

^a University of California Riverside   (United States)

^b Learning Research and Development Ctr   (United States)

^c GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Address bus leakage protection; Secure processor

Indexed keywords

ADDRESS BUS LEAKAGE PROTECTION; MEMORY TRAFFIC; REMOTE SERVERS; SECURE PROCESSORS;

ALGORITHMS; CONFORMAL MAPPING; CRYPTOGRAPHY; INFORMATION ANALYSIS; SERVERS;

DATA STORAGE EQUIPMENT;

EID: 34247169669     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1152154.1152169     Document Type: Conference Paper

References (33)

1. DS5002FP secure microprocessor chip data sheet.
2. http://www.buyya.com/ecogrid.
3. http://www.micron.com.
4. http://www.modchip.com.
5. 2.5-inch enterprise disc drives. Technology Paper, Feb 2005.
6. IA-32 Intel Architecture Software Developer's Manual, Vol. 3A, Part 1. ftp://download.intel.com/design/Pentium4/manuals/25366818.pdf, Jan 2006.
7. T. M. Austin. The SimpleScalar Toolset. http://www.simplescalar.com, Simplescalar LLC.
8. B. Barak, O. Goldreich, R. Impagliazzo, and etc. On the (im)possibility of obfuscating programs. In CRYPTO, pages 1-18.J, 2001.
9. C. Collberg, C. Thomborson, and D. Low. A taxonomy of obfuscating transformations. Technical Report 148, University of Auckland, 1997.
10. V. Cuppu, B. Jacob, B. Davis, and T. Mudge. High-Performance DRAMs in Workstation Environments. IEEE Trans. on Computer, 50(11):1133-1153, 2001.
11. V. Cuppu, B. L. Jacob, B. Davis, and T. N. Mudge. A Performance Comparison of Contemporary DRAM Architectures. In the 26th International symposium of Computer Architecture, pages 222-233, 1999.
12. B. Gassend, G. E. Suh, D. Clarke, M. van Dijk, and S. Devadas. Caches and hash trees for efficient memory integrity verification. In The 9th International Symposium on High Performance Computer Architecture, pages 295-306, 2003.
13. O. Goldreich. Towards a theory of software protection and simulation by oblivious rams. In The 19th Annual ACM Symposium on Theory of Computing, pages 182-194, 1987.
14. O. Goldreich and R. Ostrovsky. Software protection and simulation on oblivious rams. Journal of the ACM, 43(3):431-473, May 1996.
15. P. Kocher. Timing attacks on implementations of diffie-hellman, rsa, dss, and other systems. In International Cryptology Conference, 1996.
16. M. G. Kuhn. The trustnol cryptoprocessor concept. Technical Report CS555 Report, Purdue University, 1997.
17. M. G. Kuhn. Cipher instruction search attack on the bus-encryption security microcontroller ds5002fp. IEEE Transactions on Computers, 47(10):1153-1157, Oct 1998.
18. D. Lie, C. Thekkath, M. Mitchell, P. Lincoln, D. Boneh, J. Mitchell, and M. Horowitz. Architectural Support for Copy and Tamper Resistant Software. In the 9th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 168-177, 2000.
19. C. McClure. Software reuse planning by way of domain analysis. Technical Paper, Extended Intelligence, Inc. http://www.reusability.com.
20. A. Nanda, K. S. Kwok-Ken Mak, R. K. Sahoo, V. Soundararajan, and T. B. Smith. MemorIES: A programmable, Real-time Hardware Emulation Tool for Multiprocessor Server Design. In The Ninth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 37-48, November 2000.
21. D. A. Osvik, A. Shamir, and E. Tromer. Cache attacks and countermeasures: the case of aes. In RSA Conference, February 2006.
22. C. Percival. Cache missing for fun and profit. In BSDCan 2005, 2005.
23. X. Qiu and M. Dubois. Towards Virtually-Addressed Memory Hierarchies. In the 7th International Symposium on High-Performance Computer Architecture, pages 51-62, 2001.
24. X. Qiu and M. Dubois. Tolerating late memory traps in dynamically scheduled processors. IEEE Transactions on Computers, 53(6):732-743, June 2004.
25. X. Qiu and M. Dubois. Moving address translation closer to memory in distributed shard-memory multiprocessors. IEEE Transactions on Parallel and Distributed Systems, 16(7):612-623, July 2005.
26. W. Shi, H.-H. S. Lee, M. Ghosh, C. Lu, and A. Boldyreva. High Efficiency Counter Mode Security Architecture via Prediction and Precomputation. In Proceedings of the 32nd International Symposium on Computer Architecture, pages 14-24, 2005.
27. G. E. Suh, D. Clarke, B. Gassend, M. van Dijk, and S. Devadas. AEGIS: architecture for tamper-evident and tamper-resistant processing. In the 17th International Conference on Supercomputing, pages 160-171, 2003.
28. G. E. Suh, D. Clarke, B. Gassend, M. van Dijk, and S. Devadas. Efficient memory integrity verification and encryption for secure processors. In the 36th International Symposium on Microarchitecture, pages 339-350, 2003.
29. C. Wang. A security architecture for survivability mechanism. PhD thesis, University of Virginia, October 2000.
30. J. Yang, Y. Zhang, and L. Gao. Fast Secure Processor for Inhibiting Software Piracy and Tampering. In the 36th International Symposium on Microarchitecture, pages 351-360, 2003.
31. Y. Zhang, L. Gao, J. Yang, X. Zhang, and R. Gupta. SENSS: Security Enhancement to Symmetric Shared Memory Multiprocessors. In The 11th International Symposium on High-Performance Computer Architecture, pages 352-362, 2005.
32. X. Zhuang, T. Zhang, H.-H. S. Lee, and S. Pande. Hardware Assisted Control Flow Obfuscation for Embedded Processors. In International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, pages 292-302, 2004.
33. X. Zhuang, T. Zhang, and S. Pande. HIDE: An Infrastructure for Efficiently Protecting Information Leakage on the Address Bus. In the 11th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 72-84, 2004.