High efficiency Counter Mode security architecture via prediction and precomputation

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2005, Pages 14-24

  Shi, Weidong ^a   Lee, Hsien Hsin S ^a   Ghosh, Mrinmoy ^a   Lu, Chenghuai ^a   Boldyreva, Alexandra ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BLOCK CIPHER; ENCRYPTION ALGORITHMS;

ALGORITHMS; COMPUTER ARCHITECTURE; DATA STORAGE EQUIPMENT; SECURITY OF DATA;

CRYPTOGRAPHY;

EID: 27544453319     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (26)

1. W. A. Arbaugh, D. J. Farber, and J. M. Smith. A Secure and Reliable Bootstrap Architecture. In Proceedings of the 1997 IEEE Symposium on Security and Privacy, page 65. IEEE Computer Society, 1997.
2. J.-L. Baer and T.-F. Chen. Effective Hardware-Based Data Prefetching for High-Performance Processors. IEEE Transactions on Computers, 44(5):609-623, 1995.
3. M. Bellare, A. Desai, E. Jokipii, and P. Rogaway. A Concrete Security Treatment of Symmetric Encryption. In Proceedings of the 38th Annual Symposium on Foundations of Computer Science, page 394. IEEE Computer Society, 1997.
4. M. Bellare and C. Namprempre. Authenticated Encryption: Relations among Notions and Analysis of the Generic Composition Paradigm. In Advances in Cryptology - Asiacrypt 2000 Proceedings, Lecture Notes in Computer Science, 1976, 2000.
5. T.-F. Chen and J.-L. Baer. Reducing Memory Latency via Non-blocking and Prefetching Caches. In Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating System), volume 27, pages 51-61, New York, NY, 1992. ACM Press.
6. C. Cowan, S. Beattie, J. Johansen, and P. Wagle. PointGuard™: Protecting pointers from buffer overflow vulnerabilities. In Proc. of the 12th USENIX Security Symposium, Aug 2003.
7. W. Diffie and M. Hellman. Privacy and Authentication: An Introduction to Cryptography. In Proceedings of the IEEE, 67, 1979.
8. F. I. P. S. Draft. Advanced Encryption Standard (AES). National Institute of Standards and Technology, 2001.
9. M. Gries and A. Romer. Performance Evaluation of Recent Dram Architectures for Embedded Systems. In TIK Report Nr. 82, Computing Engineering and Networks Lab (TIK), Swiss Federal Institute of Technology (ETH) Zurich, November 1999.
10. A. Hodjat and I. Verbauwhede. Minimum Area Cost for a 30 to 70 Gbits/s AES Processor. In IEEE Computer Society Annual Symposium on VLSI, pp. 498-502.
11. A. Hodjat and I. Verbauwhede. Speed-Area Trade-off for 10 to 100 Gbits/s. In 37th Asilomar Conference on Signals, Systems, and Computer, Nov. 2003.
12. D. Lie, C. Thekkath, M. Mitchell, P. Lincoln, D. B. J. Mitchell, and M. Horowitz. Architectual Support For Copy and Tamper Resistant Software. In Proceedings of the 9th Symposium on Architectural Support for Programming Languages and Operating Systems, 2000.
13. D. Lie, C. A. Thekkath, and M. Horowitz. Implementing an Untrusted Operating System on Trusted Hardware. In Proceedings of the 19th ACM Symposium on Operating Systems Principles, pages 178-192, October, 2003.
14. M. H. Lipasti, C. B. Wilkerson, and J. P. Shen. Value Locality and Load Value Prediction. In Proceedings of the seventh international conference on Architectural support for programming languages and operating systems, pages 138-147. ACM Press, 1996.
15. H. Lipmaa, P. Rogaway, and D. Wagner. Comments to NIST Concerning AES-modes of Operations: CTR-mode Encryption. In In Symmetric Key Block Cipher Modes of Operation Workshop, Baltimore, Maryland, US, 2000.
16. M. McLoone and J. V. McCanny. High Performance Single-Chip FPGA Rijndael Algorithm Implementations. In Proceedings of the Third International Workshop on Cryptographic Hardware and Embedded Systems, pages 65-76. Springer-Verlag, 2001.
17. B. Rogers, Y. Solihin, and M. Prvulovic. Memory Predecryption: Hiding the Latency Overhead of Memory Encryption. Workshop on Architectural Support for Security and Anti- Virus, 2004.
18. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically Characterizing Large Scale Program Behavior. In Proceedings of the 10th Symposium on Architectural Support for Programming Languages and Operating Systems, pages 45-57, Oct. 2002.
19. W. Shi, H.-H. S. Lee, C. Lu, and M. Ghosh. Towards the Issues in Architectural Support for Protection of Software Execution. In Workshop on Architectural support for Security and Anti-Virus, pages 1-10, 2004.
20. E. G. Suh, D. Clarke, B. Gassend, M. van Dijk, and S. Devadas. Efficient Memory Integrity Verification and Encryption for Secure Processors. In Proceedings Of the 36th Annual International Symposium on Microarchitecture, December, 2003.
21. E. G. Suh, D. Clarke, M. van Dijk, B. Gassend, and S.Devadas. AEGIS: Architecture for Tamper-Evident and Tamper-Resistant Processing. In Proceedings of The Int'l Conference on Supercomputing, 2003.
22. S. P. Vanderwiel and D. J. Lilja. Data Prefetch Mechanisms. ACM Computing Surveys, 32(2):174-199, 2000.
23. Z. Wang, D. Burger, K. S. McKinley, S. K. Reinhardt, and C. C. Weems. Guided Region Prefetching: A Cooperative Hardware/Software Approach. In Proceedings of the 30th Annual International Symposium on Computer Architecture, pages 388-398, June 2003.
24. J. Yang and R. Gupta. Frequent Value Locality and its Applications. ACM Transactions on Embedded Computing Systems, 1(1):79-105, November 2002.
25. J. Yang, Y. Zhang, and L. Gao. Fast Secure Processor for Inhibiting Software Piracty and Tampering. In Proceedings of the 36th International Symposium on Microarchitecture, December 2003.
26. X. Zhang and R. Gupta. Hiding Program Slices for Software Security. In Proceedings of the Internal Conference on Code Genration and Optimization, pages 325-336, 2003.