High performance fault-tolerant approach based on simultaneous multithreading

Journal of Harbin Institute of Technology (New Series)

Volumn 14, Issue 1, 2007, Pages 114-118

  Yang, Hua ^a   Cui, Gang ^a   Wang, Ling ^a   Yang, Xiao Zong ^a  

^a HARBIN INSTITUTE OF TECHNOLOGY   (China)

Author keywords

Fault tolerant; High performance; Reconfigurable; Simultaneous multithreading

Indexed keywords

BENCHMARKING; COMPUTER HARDWARE; PARALLEL PROCESSING SYSTEMS; RESOURCE ALLOCATION;

FAULT-TOLERANT; HIGH PERFORMANCE; RECONFIGURABLE; SIMULTANEOUS MULTITHREADING;

FAULT TOLERANT COMPUTER SYSTEMS;

EID: 34147202871     PISSN: 10059113     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (8)

1. Al-Asaad H, Murray B T, Hayes J P. Online BIST for embedded systems. IEEE Design and Test of Computers, 1998, 15(4): 17-24.
2. Gaisler J. A portable and fault-tolerant microprocessor based on the SPARC V8 architecture. Proc of the Int'l Confon Dependable Systems and Networks. Washington, DC: IEEE, 2002. 409-415.
3. Rubinfeld P. Managing problems at high speed. IEEE Computer, 1998, 31(1): 47-48.
4. Siegel T J. IBM's S/390 G5 microprocessor design. IEEE Micro, 1999, 19(2): 12-23.
5. Reinhardt S K, Mukherjee S S. Transient fault detection via simultaneous multithreading. Proc of 27th Annual Int'l Symp on Computer Architecture. Vancouver: IEEE, 2000. 25-36.
6. Rotenberg E. AR-SMT: a microarchitectural approach to fault tolerance in microprocessors. Proc of 29th Fault-Tolerant Computing Symposium. Madison: IEEE, 1999. 84-91.
7. Tullsen D M, Eggers S J, Levy H M. Simultaneous multithreading: maximizing on-chip parallelism. Proc of 22nd Annual Inte'l Symp on Computer Architecture. Santa Margherita Ligure: ACM, 1995. 392-403.
8. Austin T, Larson E, Ernest D. Simplescalar: an infrastructure for computer system modeling. IEEE Computer, 2002, 35(2): 59-67.