Achieving less than 2% 3-σ mismatch with minimum channel-length CMOS devices

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 54, Issue 3, 2007, Pages 232-236

  Gupta, Vishal ^a   Rincon Mora, Gabriel A ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Calibration; mismatch offset; trimming

Indexed keywords

CALIBRATION; CAPACITANCE; COMPARATORS (OPTICAL); HIGH FREQUENCY AMPLIFIERS; TRANSCEIVERS; WIRELESS NETWORKS;

HIGH-FREQUENCY LOW-AMPLITUDE SIGNALS; MINIMUM CHANNEL-LENGTH PAIR;

CMOS INTEGRATED CIRCUITS;

EID: 34147150530     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2006.888736     Document Type: Article

References (12)

1. M. J. M. Pelgrom et al., “Matching properties of MOS transistors,” IEEE J. Solid-State Circuits, vol. 24, no. 10, pp. 1433–1440, Oct. 1989.
2. A. Hastings, The Art of Analog Layout. Upper Saddle River, NJ: Prentice-Hall, 2000.
3. P. Gray, P. Hurst, S. Lewis, and R. Meyer, Analysis and Design of Analog Integrated Circuits. New York: Wiley.
4. G. Zhang, S. Saw, J. Liu, S. Sterrantino, D. K. Johnson, and S. Jung, “An accurate current source with on-chip self-calibration circuits for low-voltage current mode differential drivers,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 1, pp. 40–47, Jan. 2006.
5. P. R. Kinget, “Device mismatch and tradeoffs in the design of analog circuits,” IEEE J. Solid-State Circuits, vol. 40, no. 6, pp. 1212–1224, Jun. 2005.
6. G. A. Rincon-Mora, Voltage References. New York: IEEE Press/Wiley, 2002.
7. P. Deluca, “A review of thirty-five years of laser trimming with a look to the future,” Proc. IEEE, vol. 90, no. 10, pp. 1614–1619, Oct. 2002.
8. A. Bakker and J. H. Huijsing, “A low-cost high-accuracy CMOS smart temperature sensor,” in Proc. Eur. Solid-State Circuits Conf., Duisburg, Germany, 1999, pp. 302–305.
9. A. Bakker and J. H. Huijsing, “A CMOS nested-chopper instrumentation amplifier with 100-nV offset,” IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1877–1883, Dec. 2000.
10. M. P. Flynn, C. Donovan, and L. Sattler, “Digital calibration incorporating redundancy of flash ADCs,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 50, no. 5, pp. 205–213, May 2003.
11. T. Das, A. Gopalan, C. Washburn, and P. R. Mukund, “Self-calibration of input-match in RF front-end circuitry,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 52, no. 12, pp. 821–825, Dec. 2005.
12. E. Sackinger and W. Guggenbuhl, “A versatile building block: The CMOS differential difference amplifier,” IEEE J. Solid-State Circuits, vol. 23, no. 12, pp. 1437–1440, Dec. 1988.