|
Volumn 2006, Issue , 2006, Pages
|
A pipeline parallel tree architecture for full search variable block size motion estimation in H.264/AVC
|
Author keywords
H.264 AVC; Variable block size motion estimation; VLSI architecture
|
Indexed keywords
COMPUTER HARDWARE;
IMAGE CODING;
MOTION ESTIMATION;
PARALLEL PROCESSING SYSTEMS;
STORAGE ALLOCATION (COMPUTER);
VLSI CIRCUITS;
H.264/AVC;
PROCESS ELEMENT GROUP (PEG);
PROCESS ELEMENTS (PE);
VARIABLE BLOCK SIZE MOTION ESTIMATION (VBSME);
PIPELINE PROCESSING SYSTEMS;
|
EID: 34047130694
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (2)
|
References (6)
|