메뉴 건너뛰기




Volumn 2006, Issue , 2006, Pages

A pipeline parallel tree architecture for full search variable block size motion estimation in H.264/AVC

Author keywords

H.264 AVC; Variable block size motion estimation; VLSI architecture

Indexed keywords

COMPUTER HARDWARE; IMAGE CODING; MOTION ESTIMATION; PARALLEL PROCESSING SYSTEMS; STORAGE ALLOCATION (COMPUTER); VLSI CIRCUITS;

EID: 34047130694     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (2)

References (6)
  • 3
    • 84861444464 scopus 로고    scopus 로고
    • ACM/IEEE 11th Asia and South Pacific Design Automation Conference
    • ASP-DAC'05, pp
    • M. Kim, I. Hwang and S. Chae, "A Fast VLSI Architecture for Full-Search Variable Block Size Motion Estimation in MPEG-4 AVC/H.264," ACM/IEEE 11th Asia and South Pacific Design Automation Conference (ASP-DAC'05), pp.631-634, 2005.
    • (2005) , pp. 631-634
    • Kim, M.1    Hwang, I.2    Chae, S.3
  • 5
    • 33845571228 scopus 로고    scopus 로고
    • Y. Song, Z.Y. Liu, S. Goto, and T. Ikenaga, Scalable VLSI architecture for variable block size integer motion estimation in H.264/AVC, IEICE Transactions on Fundamentals of Electronics, Communications and Computer Science, E89-A, No. 4, April 2006. (to appear).
    • Y. Song, Z.Y. Liu, S. Goto, and T. Ikenaga, "Scalable VLSI architecture for variable block size integer motion estimation in H.264/AVC," IEICE Transactions on Fundamentals of Electronics, Communications and Computer Science, Vol. E89-A, No. 4, April 2006. (to appear).


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.