|
Volumn 36, Issue 2, 2007, Pages 123-128
|
Electrical characteristics of the three-dimensional interconnection structure for the chip stack package with Cu through vias
|
Author keywords
Chip stack package; Cu via; Electroplating; Interconnection; System in package
|
Indexed keywords
BUMP JOINTS;
FLIP CHIP BONDING;
HOLE FORMATION;
SYSTEM IN PACKAGE;
COPPER;
ELECTRIC PROPERTIES;
FLIP CHIP DEVICES;
HOLE MOBILITY;
INTERCONNECTION NETWORKS;
REACTIVE ION ETCHING;
CHIP SCALE PACKAGES;
|
EID: 33947594905
PISSN: 03615235
EISSN: None
Source Type: Journal
DOI: 10.1007/s11664-006-0020-5 Document Type: Article |
Times cited : (8)
|
References (16)
|