메뉴 건너뛰기




Volumn 36, Issue 2, 2007, Pages 123-128

Electrical characteristics of the three-dimensional interconnection structure for the chip stack package with Cu through vias

Author keywords

Chip stack package; Cu via; Electroplating; Interconnection; System in package

Indexed keywords

BUMP JOINTS; FLIP CHIP BONDING; HOLE FORMATION; SYSTEM IN PACKAGE;

EID: 33947594905     PISSN: 03615235     EISSN: None     Source Type: Journal    
DOI: 10.1007/s11664-006-0020-5     Document Type: Article
Times cited : (8)

References (16)
  • 4
    • 33947579172 scopus 로고
    • Austin, IX: Techsearch Int. Inc
    • R. Crowley, Technical Report (Austin, IX: Techsearch Int. Inc., 1993), pp. 159-161.
    • (1993) Technical Report , pp. 159-161
    • Crowley, R.1
  • 13
    • 0003534058 scopus 로고    scopus 로고
    • 3rd ed, New York: McGraw-Hill
    • P.V. Zant, Microchip Fabrication, 3rd ed. (New York: McGraw-Hill, 1997), p. 39.
    • (1997) Microchip Fabrication , pp. 39
    • Zant, P.V.1
  • 16
    • 15044338643 scopus 로고    scopus 로고
    • 4th ed, New York: Wiley
    • J. Cutnell and K. Johnson, Physics, 4th ed. (New York: Wiley, 1998), p. 755.
    • (1998) Physics , pp. 755
    • Cutnell, J.1    Johnson, K.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.