A Robust, Load-Insensitive Pad Driver

IEEE Journal of Solid-State Circuits

Volumn 35, Issue 4, 2000, Pages 660-665

  Dowlatabadi, Ahmad B ^a  

^a Velocity Communication   (United States)

Author keywords

Driver; Output buffer; Output driver; Pad driver

Indexed keywords

EID: 0004506595     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.839929     Document Type: Article

References (5)

1. R. Senthinathan and J. L. Prince, "Application specific CMOS output driver circuit design techniques to reduce simultaneous switching noise," IEEE J. Solid-State Circuits, vol. 28, pp. 1383-1388, Dec. 1993.
2. H. I. Hanafi, R. H. Dennard, C. L. Chen, R. J. Weiss, and D. S. Zicherman, "Design and characterization of a CMOS off-chip driver/receiver with reduced power-supply disturbance," IEEE J. Solid-State Circuits, vol. 27, pp. 783-791, May 1992.
3. E. Chioffi, F. Maloberti, G. Marchesi, and G. Torelli, "High-speed, low-switching noise CMOS memory data output buffer," IEEE J. Solid-State Circuits, vol. 29, pp. 1359-1365, Nov. 1994.
4. "Method and apparatus for a load adaptive pad driver," U.S. Patent 5 598 119.
5. Universal Serial Bus Specification, Rev. 1.1, Sept. 1998.