A unified architecture for adaptive compression of data and code on embedded systems

Proceedings of the IEEE International Conference on VLSI Design

Volumn , Issue , 2005, Pages 117-123

  Lekatsas, Haris ^a   Henkel, Jörg ^a   Jakkula, Venkata ^a   Chakradhar, Srimat ^a  

^a NEC LABORATORIES AMERICA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADPATIVE COMPRESSION; COMPRESSION ALGORITHMS; INSTRUCTION SEGMENT; MEMORY REDUCTION;

ALGORITHMS; ARTIFICIAL INTELLIGENCE; CODES (SYMBOLS); DATA COMPRESSION; STORAGE ALLOCATION (COMPUTER);

COMPUTER ARCHITECTURE;

EID: 27944489026     PISSN: 10639667     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (7)

1. B. Tremaine, P. A. Franaszek, J. T Robinson, C. O. Schulz, T. B. Smith, M. E. Wazlowski, and P. M. Bland. IBM Memory Expansion Technology. IBM Journal of Research and Development, Vol 45 (2), March 2001.
2. L. Benini, D. Bruni, A. Macii, E. Macii. Hardware-Assisted Data Compression for Energy Minimization in Systems with Embedded Processors.
3. M. Kjelso, M. Gooch, and S. Jones. Main memory hardware data compression. 22nd Euromicro Conference, pages 423- 430. IEEE Computer Society Press, September 1996
4. J.E.L. Peck, V.S. Manis, and W.E. Webb. Code compaction for minicomputers with INTCODE and MINICODE. Technical Report TR-75-02, Department of Computer Science, University of Britisch Columbia, 1975.
5. IBM MXT Technology related patents: US Patent No. 5,761,536 and 6,240,419.
6. Chandrama Shaw, Debashis Chatterji, Pradipta Maji Subhayan Sen, B. N. Roy, P. Pal Chaudhuri. A Pipeline Architecture For Encompression (Encryption + Compression) Technology. 16th International Conference on VLSI Design. January 2003.
7. T.C. Bell and J.G. Cleary and I.H. Witten. Text Compression. Prentice Hall, New Jersey, 1990.