A light-weight cooperative multi-threading with hardware supported thread-management on an embedded multi-processor system

Conference Record - Asilomar Conference on Signals, Systems and Computers

Volumn 2005, Issue , 2005, Pages 1647-1651

  Lai, Bo Cheng Charles ^a   Schaumont, Patrick ^b   Verbauwhede, Ingrid ^a,c  

^a University of California   (United States)

^b VIRGINIA POLYTECHNIC INSTITUTE AND STATE UNIVERSITY   (United States)

^c UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

MULTI-THREADING PROGRAMMING; TEST-AND-SET-LOCK; THREAD-QUEUE MANAGER;

COMPUTER SIMULATION; EMBEDDED SYSTEMS; MATHEMATICAL MODELS; MULTIPROCESSING SYSTEMS; RESOURCE ALLOCATION; SYNCHRONIZATION;

COMPUTER PROGRAMMING;

EID: 33847650918     PISSN: 10586393     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. A. Jerraya, W. Wolf, "Multi-processor Systems-on-Chips," Morgan Kaufmann, Sept 2004, ISBN 0-12-385251-X.
2. L.Hammond, B.A.Nayfeh, K.Olukotun, "A Single-Chip Multiprocessor," Proc. of IEEE, pp.79-85, Sept. 1997.
3. D.E. Culler, J.P. Singh, A. Gupta, "Parallel Computer Architectures: A Hardware/Software Approach," MKP Publishers, 1999, ISBN 1-55860-343-3
4. W. Qin, S. Malik. Flexible and Formal Modeling of Microprocessors with Application to Retargetable Simulation, 2003 Design Automation and Test in Europe, pp.556-561, March 2003.
5. P. Schaumont, I. Verbauwhede, "Interactive cosimulation with partial evaluation," 2004 Design Automation and Test in Europe, pp.642-647, February 2004.
6. D. Keppel, "Tools and Techniques for Building Fast Portable Threads Packages," UWCSE 93-05-06, U. Washington, 1993.
7. G. Andrews, "Concurrent programming - principles and practice", pp.102-105, Benjamin Cummings Publ. 1991.
8. B. Nichols, D. Buttlar, J.P. Farrell, J. Farrell, "Pthreads Programming: A POSIX Standard for Better Multiprocessing," O'Reilly Publisher, 1996, ISBN 1-56592-115-1
9. P.G. Paulin, C. Pilkington, M. Langevin, E. Bensoudane, G. Nicolescu, "Parallel Programming Models for a Multi-Processor SoC Platform Applied to High-Speed Traffic Management," CODES+ISSS, pp.48-53, Sept. 2004.
10. P. Schaumont, B.C. Lai, W. Qin, I. Verbauwhede, "Cooperative multi-threading on embedded multi-processor architectures enables energy-scalable design," Proc. 2005 Design Automation Conference, pp. 27-30, June 2005.
11. J. Goodacre, A. Sloss, "Parallelism and the ARM Instruction Set Architecture," IEEE Computer, vol.38, no.7, pp.42-50, July 2005.