-
1
-
-
4444306456
-
Stacked-die Packaging - Technology Toolbox
-
August
-
M Karnezos "Stacked-die Packaging - Technology Toolbox" Advanced Packaging - August 2004, pp. 41-44.
-
(2004)
Advanced Packaging
, pp. 41-44
-
-
Karnezos, M.1
-
2
-
-
4544359901
-
SOP: What is it and why? A new microsystem-integration technology paradigm-Moore's law for system integration of miniaturized convergent systems of the next decade Advanced Packaging
-
May
-
R Tummala "SOP: what is it and why? A new microsystem-integration technology paradigm-Moore's law for system integration of miniaturized convergent systems of the next decade" Advanced Packaging, IEEE Transactions ,Volume: 27, Issue: 2, May 2004, pp.241-249
-
(2004)
IEEE Transactions
, vol.27
, Issue.2
, pp. 241-249
-
-
Tummala, R.1
-
3
-
-
10444270123
-
High-Performance Vertical Interconnection for high density 3D Chip Stacking Package
-
Las Vegas, Nevada, May
-
M Umemoto et al "High-Performance Vertical Interconnection for high density 3D Chip Stacking Package" 54th Electronic Components and Technology Conf, Las Vegas, Nevada, May 2004, pp. 616-623.
-
(2004)
54th Electronic Components and Technology Conf
, pp. 616-623
-
-
Umemoto, M.1
-
4
-
-
10444237975
-
Development and Characterization of Ultra Thin Autonomous Modules for Ambient System Applications Using 3D Packaging Techniques
-
Las Vegas, Nevada, May
-
J Barton et al "Development and Characterization of Ultra Thin Autonomous Modules for Ambient System Applications Using 3D Packaging Techniques" 54th Electronic Components and Technology Conf, Las Vegas, Nevada, May 2004, pp.635-641.
-
(2004)
54th Electronic Components and Technology Conf
, pp. 635-641
-
-
Barton, J.1
-
5
-
-
24644497613
-
Main progress on Wafer Level Packaging for Smart Card, RF and 3D applications
-
October 10-12, San Jose, California
-
G Poupon "Main progress on Wafer Level Packaging for Smart Card, RF and 3D applications" International Wafer Level Packaging Congress, October 10-12, 2004, San Jose, California
-
(2004)
International Wafer Level Packaging Congress
-
-
Poupon, G.1
-
6
-
-
24644476611
-
Wafer Level Processing Of 3D System In Package For RF And Data Applications
-
Orlando, Florida, May
-
J-C Souriau et al "Wafer Level Processing Of 3D System In Package For RF And Data Applications" 55th Electronic Components and Technology Conf, Orlando, Florida, May 2005, pp.356-361.
-
(2005)
55th Electronic Components and Technology Conf
, pp. 356-361
-
-
Souriau, J.-C.1
-
7
-
-
24644474566
-
New approaches to 3-D interconnection - Systems in Package applications
-
April 14-16, Japan, pp
-
C Val, "New approaches to 3-D interconnection - Systems in Package applications", International Conference on Electronics Packaging (Formerly IEMT/IMC Symposium), April 14-16, 2004, Japan, pp. 428-433
-
(2004)
International Conference on Electronics Packaging (Formerly IEMT/IMC Symposium)
, pp. 428-433
-
-
Val, C.1
|