A reconfigurable vision system for real-time applications

Proceedings - 2002 IEEE International Conference on FieId-Programmable Technology, FPT 2002

Volumn , Issue , 2002, Pages 286-289

  Torres Huitzil, C ^a   Maya Rueda, S E ^a   Arias Estrada, M ^a  

^a INSTITUTO NACIONAL DE ASTROFÍSICA   (Mexico)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HARDWARE; RECONFIGURABLE HARDWARE; SYSTEM-ON-CHIP;

COMPUTATIONAL LOADS; COMPUTATIONALLY INTENSIVE PROBLEMS; COMPUTER VISION ALGORITHMS; HARDWARE ARCHITECTURE; REAL-TIME APPLICATION; REAL-TIME COMPUTER VISION; RECONFIGURABILITY; RECONFIGURABLE COMPUTER;

COMPUTER VISION;

EID: 33847121326     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPT.2002.1188693     Document Type: Conference Paper

References (19)

1. R. Jain, R. Kasturi and B. S. Shunck, "Machine Vision", MacGraw-Hill, International Edition, 1995.
2. N. Ranganathan, "VLSI & Parallel Computing for Pattern Recognition & Artificial Intelligence", Series in Machine Perception and Artificial Intelligence, Volume 18, World Scientific Publishing, 1995
3. Manfred Schelet, "Trends in Embedded Microprocessor Design", IEEE Computer Vol. 31, August 1998, pp. 44-49.
4. Masato Edahiro, Satoshi Matshusita, Masakasu Yamashina, Naoki Nishi, "A Single-chip Multiprocessor for Smart Terminals", IEEE MICRO: Chips, Systems, Software, and Applications, July-August 2000, pp. 12-20.
5. Marc Tremblay, Jeffrey Chan, Shailender Chaudhry, Andrew W. Conigliaro, Shing, and Sheung Tse, "The MAJC Architecture: A Synthesis of Parallelism and Scalability", IEEE MICRO: Chips, Systems, Software, and Applications, November-December 2000, pp. 12-25.
6. Lars Wanhammar, "DSP Integrated Circuits", Academic Press, 1999.
7. Peter M. Athanas, and A. Lynn Abbott, "Real-time Image Processing on a Custom Computing Platform", Computer, February 1995, pp. 16-24.
8. K.C. Chang, "Digital Systems Design with VHDL and Synthesis", IEEE Computer Society Press, 1999.
9. Bruce Draper, Walid Najjar, Wim Bohm, Jeff Hammes, Bob Rinker, Charlie Ross, Monica Chawathe, Jose Bins, "Compiling and Optimizing Image Processing Algorithms for FPGAs", Computer Architectures for Machine Perception, CAMP'2000, pp. 222-231.
10. Didier Demigny, Lounis Kessal, Riad Bourguiba, Nassima Boudouani, "How to use High Speed Reconfigurable FPGA for Real Time Image Processing", Computer Architectures for Machine Perception, CAMP'2000, pp. 240-246.
11. th International Workshop, Talinn, Estonia, September 1998, Published in Springer Verlag LNCS 1492, Hartenstein and Keevallik Eds.
12. Stephen Molly, and Rajeev Jain, "A 110-K Transistor 25-Mpixels/s Configurable Image Transform Processor Unit", IEEE Journal of Solid State, Vol. 33, No. 1, January 1998.
13. Scott McMillan and Steven A. Guccione. "Partial Run-Time Reconfiguration Using JRTR". In R. W. Hartenstein and H. Grunbacher, editors, Field-Programmable Logic and Applications, pages 352-360. Springer-Verlag, Berlin, August 2000. Proceedings of the 10th International Workshop on Field-Programmable Logic and Applications, FPL 2000
14. Michael Barr, "A Reconfigurable computer Primer", Multimedia Design Systems, September 1998, pag 44-47
15. Charles Sweeney, and Bill Blyth, "RC1000-PP Hardware Reference Manual", Celoxica Limited, Version 1.22, 2000
16. Mathew Bowen, "RC1000-PP Function Reference Manual", Celoxica Limited, Version 1.22, 2000
17. Miguel Arias Estrada, and César Torres Huitzil, "Realtime Field Programmable Gate Array Architecture for Computer Vision", Journal of Electronic Imaging, Volume 10, number 1, January 2001, pp. 289-296
18. Miguel Arias Estrada, Roberto Garcia de Campo, "An FPGA based Motion Computation Architecture for Real-Time". Visual 2000 conference. Mexico, D.F. Sept. 2000
19. Miguel Arias-Estrada, Juan M. Xicotencatl, "Multiple Stereo Matching using an Extended Architecture", FPL 2001 Belfast, Ireland. Aug. 2001.