Evaluating energy-aware task allocation strategies for MPSOCS

IFIP International Federation for Information Processing

Volumn 225, Issue , 2006, Pages 215-224

  Wronski, Fabio ^a   Brião, Eduardo Wenzel ^a   Wagner, Flávio Rech ^a  

^a FEDERAL UNIVERSITY OF RIO GRANDE DO SUL   (Brazil)

Author keywords

Energy estimation; Multiprocessor SoCs; Networks on Chip; Simulation; Task allocation

Indexed keywords

CONSUMER BEHAVIOR; ECONOMIC AND SOCIAL EFFECTS; EMBEDDED SYSTEMS; ENERGY UTILIZATION; MULTIPROCESSING SYSTEMS; PARALLEL PROCESSING SYSTEMS; POWER MANAGEMENT; SIMULATORS; SYSTEM-ON-CHIP; VOLTAGE SCALING;

CYCLE-ACCURATE SIMULATION; DYNAMIC VOLTAGE SCALING (DVS); ENERGY ESTIMATION; INTERCONNECTION STRUCTURE; MULTIPROCESSOR SYSTEM ON CHIPS; NETWORKS ON CHIPS; SIMULATION; TASK ALLOCATION;

NETWORK-ON-CHIP;

EID: 33846654109     PISSN: 15715736     EISSN: None     Source Type: Book Series    
DOI: 10.1007/978-0-387-39362-9_23     Document Type: Conference Paper

References (17)

1. M. Weiser, et al. Scheduling for Reduced CPU Energy, in: Symph. on OS Design and Imp., Monterey CA, 1994, pp. 13-23.
2. D. Shin, et al. SimDVS: An Integrated Simulation Environment for Performance Evaluation of Dynamic Voltage Scaling Algorithms, in: Workshop on Power-Aware Computer Systems, Springer, Cambridge, MA, 2002, pp. 141-156.
3. C. Marcon, et al. Modeling the Traffic Effect for the Application Cores Mapping Problem onto NoCs. in: VLSI-SoC, Perth, Australia, 2005, pp.
4. D. Bertozzi and L. Benini, Xpipes: A Network-on-chip Architecture for Gigascale Systems-on-Chip. IEEE Circuits and Systems Magazine, 4(2): 18-31 (2004).
5. H. Wang. Orion: A power-performance simulator for interconnection networks, in: ACM MICRO, Istanbul, Turkey, 2002, pp. 294-305.
6. V. Tiwari, et al. Power analysis of embedded software: A first step towards software power minimization. IEEE Trans, on VLSI Systems, 2(4): 437-445 (1994).
7. A. C. S. Beck, et al. CACO-PS: A General Purpose Cycle-Accurate Configurable Power Simulator, in: SBCCI, Washington, DC, USA, 2003, pp. 349.
8. J. Hu and R. Marculescu. Energy-Aware Communication and Task Scheduling for Network-on-Chip Architectures under Real-Time Constraints, in: DATE, Washington, DC, USA, 2004, pp. 10234.
9. N. S. Kim, et al. Leakage Current: Moore's Law Meets Static Power. Computer, 36(12): 68-75 (2003).
10. T. T. Ye, et al. Analysis of Power Consumption on Switch Fabrics in Network Routers. in: DAC, New Orleans, 2002, pp. 524-529.
11. C. A. Zeferino, et al. RASoC: A Router Soft-Core for Networks-on-Chip. in: DATE, 2004, pp. 198-205.
12. F. Yao, et al. A scheduling model for reduced CPU energy, in: FOCS, Washington, DC, USA, 1995, pp. 374.
13. R. P. Dick, et al. TGFF: Task graphs for free, in: CODES/CASHE, Washington, USA, 1998, pp. 97-101.
14. M. A. Wehrmeister, et al. Optimizing Real-Time Embedded Systems Development Using a RTSJ-Based API. in: OTM Workshops, 2004, pp. 292-302.
15. S. A. Ito, et al. Making Java Work for Microcontroller Applications, in: IEEE Design & Test, Los Alamitos, USA, 2001, pp. 100-110.
16. D. S. Johnson, Near-optimal bin packing algorithms (Cambridge, Mass., 1973).
17. H. Aydin and Q. Yang. Energy-Aware Partitioning for Multiprocessor Real-Time Systems, in: IPDPS, 2003, pp. 113.