A parameterized floating-point exponential function for FPGAs

Proceedings - 2005 IEEE International Conference on Field Programmable Technology

Volumn 2005, Issue , 2005, Pages 27-34

  Detrey, Jérémie ^a   De Dinechin, Florent ^a  

^a UNIVERSITÉ DE LYON   (France)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SOFTWARE; FUNCTIONS; MATHEMATICAL OPERATORS; PARAMETER ESTIMATION; PRECISION ENGINEERING; PROGRAM PROCESSORS; THROUGHPUT; DIGITAL ARITHMETIC; EXPONENTIAL FUNCTIONS; PARALLEL PROCESSING SYSTEMS; PIPELINE PROCESSING SYSTEMS;

ELEMENTARY FUNCTIONS; FLOATING POINT EXPONENTIAL FUNCTIONS; PARALLELISM; PARAMETERIZATION;

FIELD PROGRAMMABLE GATE ARRAYS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

ELEMENTARY FUNCTION; EXPONENTIAL OPERATORS; FLOATING POINTS; MASSIVE PARALLELISM; PARAMETERIZED; PERFORMANCE; POOR PERFORMANCE; SINGLE PRECISION;

EID: 33846568026     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPT.2005.1568520     Document Type: Conference Paper

References (20)

1. P. Belanović and M. Leeser. A library of parameterized floating-point modules and their use. In Field Programmable Logic and Applications, volume 2438 of LNCS, pages 657-666. Springer, Sept. 2002.
2. J.-L. Beuchat and A. Tisserand. Small multiplier-based multiplication and division operators for Virtex-II devices. In Field-Programmable Logic and Applications, volume 2438 of LNCS, pages 513-522. Springer, Sept. 2002.
3. K. Chapman. Fast integer multipliers fit in FP GAs (EDN1993 design idea winner). EDN magazine, May 1994.
4. F. de Dinechin and V. Lefèvre. Constant multipliers for FPGAs. In 2nd Intl Workshop on Engineering of Reconfigurable Hardware/Software Objects (ENREGLE), pages 167-173, June 2000.
5. M. deLorimier and A. DeHon. Floating-point sparse matrix-vector multiply for FPGAs. In ACM/SIGDA Field-Programmable Gate Arrays, pages 75-85. ACM Press, 2005.
6. J. Detrey and F. de Dinechin. A tool for unbiased comparison between logarithmic and floating-point arithmetic. Technical Report RR2004-31, LIP, École Normale Supérieure de Lyon, Mar. 2004. Extended version of an article published in the Asilomar conference in 2003.
7. J. Detrey and F. de Dinechin. A parameterizable floating-point logarithm operator for fpga. In 39th Asilomar Conference on Signals, Systems & Computers. IEEE Signal Processing Society, Nov. 2005.
8. J. Detrey and F. de Dinechin. Table-based polynomials for fast hardware function evaluation. In 16th Intl Conference on Application-specific Systems, Architectures and Processors. IEEE Computer Society Press, July 2005.
9. J. Dido, N. Geraudie, L. Loiseau, O. Payeur, Y. Savaria, and D. Poirier. A flexible floating-point format for optimizing data-paths and operators in FPGA based DSPs. In ACM/SIGDA Field-Programmable Gate Arrays, pages 50-55, Feb. 2002.
10. C. Doss and R. Riley. FPGA-based implementation of a robust IEEE-754 exponential unit. In FPGAs for Custom Computing Machines. IEEE, 2004.
11. Y. Dou, S. Vassiliadis, G. K. Kuzmanov, and G. N. Gaydadjiev. 64-bit floating-point FPGA matrix multiplication. In ACM/SIGDA Field-Programmable Gate Arrays, pages 86-95. ACM Press, 2005.
12. B. Lee and N. Burgess. Parameterisable floating-point operators on FPGAs. In 36th Asilomar Conference on Signals, Systems, and Computers, pages 1064-1068, 2002.
13. R.-C. Li, P. Markstein, J. P. Okada, and J. W. Thomas. The libm library and floating-point arithmetic for HP-UX on Itanium. Technical report, Hewlett-Packard company, april 2001.
14. G. Lienhart, A. Kugel, and R. Männer. Using floating-point arithmetic on FPGAs to accelerate scientific N-body simulations. In FPGAs for Custom Computing Machines. IEEE, 2002.
15. P. Markstein. IA-64 and Elementary Functions: Speed and Precision. Hewlett-Packard Professional Books. Prentice Hall, 2000. ISBN: 0130183482.
16. J.-M. Muller. Elementary Functions, Algorithms and Implementation. Birkhauser, Boston, 1997.
17. F. Ortiz, J. Humphrey, J. Durbano, and D. Prather. A study on the design of floating-point functions in FPGAs. In Field Programmable Logic and Applications, volume 2778 of LNCS, pages 1131-1135. Springer, Sept. 2003.
18. G. Paul and M. W. Wilson. Should the elementary functions be incorporated into computer instruction sets? ACM Transactions on Mathematical Software, 2(2):132-142, June 1976.
19. N. Shirazi, A. Walters, and P. Athanas. Quantitative analysis of floating point arithmetic on FPGA based custom computing machine. In FPGAs for Custom Computing Machines, pages 155-162. IEEE, 1995.
20. P. T. P. Tang. Table lookup algorithms for elementary functions and their error analysis. In P. Kornerup and D. W. Matula, editors, Proceedings of the 10th IEEE Symposium on Computer Arithmetic, pages 232-236, Grenoble, France, June 1991. IEEE.