FPGA-based implementation of a robust IEEE-754 exponential unit

Proceedings - 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2004

Volumn , Issue , 2004, Pages 229-238

  Doss, Christopher C ^a   Riley Jr , Robert L ^b  

^a NORTH CAROLINA A AND T STATE UNIVERSITY   (United States)

^b AIR FORCE RESEARCH LABORATORY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARITHMETIC FUNCTIONS; FINANCIAL ANALYSIS; IEEE; PRECISION FORMATS; REAL TIME GRAPHICS;

ALGORITHMS; COMPUTER GRAPHICS; COMPUTER HARDWARE; DIFFERENTIAL EQUATIONS; DIGITAL ARITHMETIC; FUNCTION EVALUATION; GENERAL PURPOSE COMPUTERS; MICROPROCESSOR CHIPS; PROGRAMMABLE LOGIC CONTROLLERS; REAL TIME SYSTEMS; ROBUSTNESS (CONTROL SYSTEMS);

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 18644383778     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FCCM.2004.38     Document Type: Conference Paper

References (17)

1. J. Bajard et. al. "BKM: A New Hardware Algorithm for Complex Elementary Functions", IEEE Trans. on Computer, vol. 43, no. 8, August 1994.
2. H.T. Bui and S. Tahar. "Design and Synthesis of an IEEE-754 Exponential Function", IEEE Canadian Conf. on Electrical and Computer Engineering, May 1999.
3. G. Even and P. Seidel. "A Comparison of Three Rounding Algorithms for IEEE Floating-point Multiplication", IEEE Trans. on Computers, vol. 49, no. 7, July 2000.
4. M. Figueiredo and C. Gloster. "Implementation of a Probabilistic Neural Network for Multi-Spectral Image Classification on a FPGA Custom Computing Machine." 5th Brazilian Symposium on Neural Networks, December 1998.
5. IEEE Standard for Binary Floating Point Arithmetic. ANSI/IEEE Std. 754-1985, IEEE, 1985.
6. V. Kantabutra. "On Hardware for Computing Exponential and Trigonometric Functions", IEEE Trans. on Computers, vol. 45, no. 3, March 1996.
7. th Symposium on Field-Programmable Custom Computing Machines. April 2003.
8. th IEEE Symposium on Field-Programmable Custom Computing Machines, April 2003.
9. th IEEE Symposium on Field-Programmable Custom Machines. September 2002.
10. W.B. Ligon III, S. McMillan, G. Monn, K. Schoonover, F. Stivers, K.D. Underwood. "A re-evaluation of the practicality of floating-point operations on FPGAs," Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines. April 1998.
11. Z. Luo and M. Martonosi. "Accelerating Pipelined Integer and Floating-Point Accumulations in Confirgurable Hardware with Delayed Addition Techniques", IEEE Trans. on Computers, vol. 49, no. 3, March 2000.
12. D.M. Mandelbaum and S.G. Mandelbaum. "A Fast, Efficient Parallel-Acting Method of Generating Functions Defined by Power Series, Including Logarithm, Exponential, and Sine, Cosine", IEEE Trans. On Parallel and Distributed Systems, vol. 7, no. 1, January 1996.
13. A.M. Nielsen, D.W. Manila, C.N. Lyu, and G. Even. "An IEEE Compliant Floating-Point Adder that Conforms with the Pipelined Packet-Forwarding Paradigm", IEEE Trans. on Computers, vol. 49, no. 1, January 2000.
14. I. Sahin, C.S. Gloster, and C. Doss "Feasibility of Floating-Point Arithmetic in Reconfigurable Computing Systems", Military and Aerospace Applications of Programmable Devices and Technology Conference. September 2000.
15. P.T.P. Tang. "Table-Driven Implementation of the Exponential Function in IEEE Floating-Point Arithmetic", ACM Trans. On Mathematical Software, vol. 15, no. 2, June 1989.
16. th IEEE Symposium on Field-Programmable Custom Computing Machines, April 2003.
17. W.F. Wong and E. Goto. "Fast Hardware-Based Algorithms for Elementary Function Computations Using Rectangular Multipliers", IEEE Trans. on Computers, vol. 43, no. 3, March 1994.