메뉴 건너뛰기




Volumn 42, Issue 1, 2007, Pages 26-36

A 9-GHz 65-nm Intel® Pentium 4 processor integer execution unit

Author keywords

Address generation unit; ALU shifter rotator; Arithmetic and logic unit; Integer execution unit; Sparse tree

Indexed keywords

ADDRESS GENERATION UNITS; ALU SHIFTER/ROTATOR; ARITHMETIC AND LOGIC UNIT; INTEGER EXECUTION UNIT; SPARSE TREES;

EID: 33846229215     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2006.885055     Document Type: Article
Times cited : (29)

References (8)
  • 1
    • 0035063033 scopus 로고    scopus 로고
    • A 0.18 μm CMOS IA32 microprocessor with a 4 GHz integer execution unit
    • D. Sager et al., "A 0.18 μm CMOS IA32 microprocessor with a 4 GHz integer execution unit," in IEEE ISSCC Dig. Tech. Papers, 2001, pp. 324-325.
    • (2001) IEEE ISSCC Dig. Tech. Papers , pp. 324-325
    • Sager, D.1
  • 2
    • 2442678908 scopus 로고    scopus 로고
    • Low-voltage-swing logic circuits for a 7 GHz x86 integer core
    • D. Deleganes et al., "Low-voltage-swing logic circuits for a 7 GHz x86 integer core," in IEEE ISSCC Dig. Tech. Papers, 2004, pp. 154-155.
    • (2004) IEEE ISSCC Dig. Tech. Papers , pp. 154-155
    • Deleganes, D.1
  • 3
    • 21644432592 scopus 로고    scopus 로고
    • 2 SRAM cell
    • 2 SRAM cell," in IEDM Tech. Dig., 2004, pp. 657-660.
    • (2004) IEDM Tech. Dig , pp. 657-660
    • Bai, P.1
  • 4
    • 2442667604 scopus 로고    scopus 로고
    • A scalable x86 CPU design for 90 nm process
    • J. Schutz et al., "A scalable x86 CPU design for 90 nm process," in IEEE ISSCC Dig. Tech. Papers, 2004, pp. 62-63.
    • (2004) IEEE ISSCC Dig. Tech. Papers , pp. 62-63
    • Schutz, J.1
  • 5
    • 0037515315 scopus 로고    scopus 로고
    • A 4-GHz 130-nm address generation unit with 32-bit sparse-tree adder core
    • May
    • S. Mathew et al., "A 4-GHz 130-nm address generation unit with 32-bit sparse-tree adder core," IEEE J. Solid-State Circuits, vol. 38, no. 5, pp. 689-695, May 2003.
    • (2003) IEEE J. Solid-State Circuits , vol.38 , Issue.5 , pp. 689-695
    • Mathew, S.1
  • 6
    • 33646346832 scopus 로고    scopus 로고
    • The microarchitecture of the Intel Pentium 4 processor on 90 nm technology
    • Feb
    • D. Boggs et al., "The microarchitecture of the Intel Pentium 4 processor on 90 nm technology," Intel Technol. J., vol. 8, no. 1, pp. 1-17, Feb. 2004.
    • (2004) Intel Technol. J , vol.8 , Issue.1 , pp. 1-17
    • Boggs, D.1
  • 7
    • 33846215724 scopus 로고    scopus 로고
    • High throughput modular pipelined memory array,
    • U.S. Patent Application No. 20040059874, Mar. 25
    • R. Murray and M. Nardin, "High throughput modular pipelined memory array," U.S. Patent Application No. 20040059874, Mar. 25, 2004.
    • (2004)
    • Murray, R.1    Nardin, M.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.