-
1
-
-
0025414670
-
"Low-power monolithic signal-conditioning system"
-
Apr
-
M. Steyaert and W. Sansen, "Low-power monolithic signal-conditioning system," IEEE J. Solid-State Circuits, vol. 25, no. 4, pp. 609-612, Apr. 1990.
-
(1990)
IEEE J. Solid-State Circuits
, vol.25
, Issue.4
, pp. 609-612
-
-
Steyaert, M.1
Sansen, W.2
-
2
-
-
0032123869
-
"A 0.5-mW passive telemetry IC for biomedical applications"
-
Jul
-
Q. Huang and M. Oberle, "A 0.5-mW passive telemetry IC for biomedical applications," IEEE J. Solid-State Circuits, vol. 33, no. 7, pp. 937-946, Jul. 1998.
-
(1998)
IEEE J. Solid-State Circuits
, vol.33
, Issue.7
, pp. 937-946
-
-
Huang, Q.1
Oberle, M.2
-
3
-
-
2542616918
-
"Micro-power low-offset instrumentation amplifier IC design for biomedical system applications"
-
Apr
-
C. J. Yen, W. Y. Chung, and M. C. Chi, "Micro-power low-offset instrumentation amplifier IC design for biomedical system applications," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 4, pp. 691-699, Apr. 2004.
-
(2004)
IEEE Trans. Circuits Syst. I Reg. Papers
, vol.51
, Issue.4
, pp. 691-699
-
-
Yen, C.J.1
Chung, W.Y.2
Chi, M.C.3
-
4
-
-
29344438427
-
"An implantable wireless bidirectional communication microstimulator for neuromuscular stimulation"
-
Reg. Papers Dec
-
S. Y. Lee and S. C. Lee, "An implantable wireless bidirectional communication microstimulator for neuromuscular stimulation," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 12, pp. 2526-2538, Dec. 2005.
-
(2005)
IEEE Trans. Circuits Syst. I
, vol.52
, Issue.12
, pp. 2526-2538
-
-
Lee, S.Y.1
Lee, S.C.2
-
6
-
-
0026998968
-
"Multi-stage decimation filter design technique for high-resolution sigma-delta A/D converters"
-
Dec
-
S. Park, "Multi-stage decimation filter design technique for high-resolution sigma-delta A/D converters," IEEE Trans. Instrum. Meas., vol. 41, no. 4, pp. 868-873, Dec. 1992.
-
(1992)
IEEE Trans. Instrum. Meas.
, vol.41
, Issue.4
, pp. 868-873
-
-
Park, S.1
-
7
-
-
0029309292
-
"A low-voltage switched-current delta-sigma modulator"
-
May
-
N. Tan and S. Eriksson, "A low-voltage switched-current delta-sigma modulator," IEEE J. Solid-State Circuits, vol. 30, no. 5, pp. 599-603, May 1995.
-
(1995)
IEEE J. Solid-State Circuits
, vol.30
, Issue.5
, pp. 599-603
-
-
Tan, N.1
Eriksson, S.2
-
8
-
-
0024125543
-
"Efficient VLSI-realizable decimators for sigma-delta analog-to-digital converters"
-
in Jun
-
T. Saramäki and H. Tenhunen, "Efficient VLSI-realizable decimators for sigma-delta analog-to-digital converters," in Proc. IEEE Int. Symp. Circuits Syst., Jun. 1988, vol. 2, pp. 1525-1528.
-
(1988)
Proc. IEEE Int. Symp. Circuits Syst.
, vol.2
, pp. 1525-1528
-
-
Saramäki, T.1
Tenhunen, H.2
-
9
-
-
0003953117
-
-
Stevenage, U.K.: Peter Peregrinus Ltd. ch. 7
-
C. Toumazou, J. B. Hughes, and N. C. Battersby, Switched-Currents: An Analogue Technique for Digital Technology. Stevenage, U.K.: Peter Peregrinus Ltd., 1993, ch. 7.
-
(1993)
Switched-Currents: An Analogue Technique for Digital Technology
-
-
Toumazou, C.1
Hughes, J.B.2
Battersby, N.C.3
-
10
-
-
0038150611
-
"A 2.5 V switched-current sigma-delta modulator with a novel class AB memory cell"
-
in May
-
S. Y. Lee, Y. L. Tsai, W. Z. Su, and P. H. Yang, "A 2.5 V switched-current sigma-delta modulator with a novel class AB memory cell," in Proc. IEEE Int. Symp. Circuits Syst., May 2003, vol. 1, pp. 613-616.
-
(2003)
Proc. IEEE Int. Symp. Circuits Syst.
, vol.1
, pp. 613-616
-
-
Lee, S.Y.1
Tsai, Y.L.2
Su, W.Z.3
Yang, P.H.4
-
11
-
-
0141885122
-
"Low-power high-frequency class-AB two-step sampling switched-current techniques"
-
Sep
-
A. Worapishet, J. B. Hughes, and C. Toumazou, "Low-power high-frequency class-AB two-step sampling switched-current techniques," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 50, no. 9, pp. 649-653, Sep. 2003.
-
(2003)
IEEE Trans. Circuits Syst. II, Analog Digit Signal Process.
, vol.50
, Issue.9
, pp. 649-653
-
-
Worapishet, A.1
Hughes, J.B.2
Toumazou, C.3
-
13
-
-
0032276634
-
"Efficient implementation of multiplier-free decimation filter for ΣΔ A/D conversion"
-
in Sep
-
M. Brambilla and V. Liberali, "Efficient implementation of multiplier-free decimation filter for ΣΔ A/D conversion," in Proc. IEEE Int. Conf. Electron. Circuits Syst., Sep. 1998, vol. 2, pp. 145-148.
-
(1998)
Proc. IEEE Int. Conf. Electron. Circuits Syst.
, vol.2
, pp. 145-148
-
-
Brambilla, M.1
Liberali, V.2
-
14
-
-
0021529565
-
"Multirate filter designs using comb filters"
-
Nov
-
S. Chu and C. S. Burrus, "Multirate filter designs using comb filters," IEEE Trans. Circuits Syst., vol. 31, no. 11, pp. 913-924, Nov. 1984.
-
(1984)
IEEE Trans. Circuits Syst.
, vol.31
, Issue.11
, pp. 913-924
-
-
Chu, S.1
Burrus, C.S.2
-
16
-
-
2442440994
-
"New distributed arithmetic algorithm for low-power FIR filter implementation"
-
May
-
S. Hwang, G. Han, S. Kang, and J. Kim, "New distributed arithmetic algorithm for low-power FIR filter implementation," IEEE Signal Process. Lett., vol. 11, no. 5, pp. 463-466, May 2004.
-
(2004)
IEEE Signal Process. Lett.
, vol.11
, Issue.5
, pp. 463-466
-
-
Hwang, S.1
Han, G.2
Kang, S.3
Kim, J.4
-
17
-
-
0037312398
-
"Low-power and area-efficient FIR filter implementation suitable for multiple taps"
-
Feb
-
K. S. Kim and K. Lee, "Low-power and area-efficient FIR filter implementation suitable for multiple taps," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 11, no. 2, pp. 150-153, Feb. 2003.
-
(2003)
IEEE Trans. Very Large Scale Integr. (VLSI) Syst.
, vol.11
, Issue.2
, pp. 150-153
-
-
Kim, K.S.1
Lee, K.2
|