New distributed arithmetic algorithm for low-power FIR filter implementation

IEEE Signal Processing Letters

Volumn 11, Issue 5, 2004, Pages 463-466

  Hwang, Sangyun ^a   Han, Gunhee ^a   Kang, Sungho ^a   Kim, Jaeseok ^a  

^a Yonsei University   (South Korea)

Author keywords

Distributed arithmetic; Lookup table (LUT); Low power finite impulse response (FIR) filter

Indexed keywords

ALGORITHMS; COSINE TRANSFORMS; DIGITAL ARITHMETIC; PHASE LOCKED LOOPS; TABLE LOOKUP;

DISTRIBUTED ARITHMETIC ALGORITHM; POWER CONSUMPTION;

FIR FILTERS;

EID: 2442440994     PISSN: 10709908     EISSN: None     Source Type: Journal    
DOI: 10.1109/LSP.2004.824029     Document Type: Letter

References (5)

1. K. K. Parhi, VLSI Digital Signal Processing Systems: Design and Implementation. New York: Wiley, 1999.
2. S. A. White, "Applications of distributed arithmetic to digital signal processing: A tutorial review," IEEE Acoust. Speech Signal Processing Mag., vol. 6, pp. 4-19, July 1989.
3. A. P. Chandrakasan and R. W. Broderson, "Minimizing power consumption in digital CMOS circuits," Proc. IEEE, vol. 83, pp. 498-523, Apr. 1995.
4. Taiwan Semiconductor Manufacturing Corp., TSMC 0.25 μm 2.5 V CMOS Standard Cell Library Databook. Hsinchu, Taiwan, R.O.C.: Taiwan Semiconductor Manufacturing Corp., 1999.
5. A. C. McCormick, P. M. Grant, J. S. Thompson, T. Arslan, and A. T. Erdogan, "Low power receiver architectures for multi-carrier CDMA," Proc. Inst. Elect. Eng. Circuits Devices Syst., vol. 149, no. 4, pp. 227-233, Aug. 2002.