Micro-power low-offset instrumentation amplifier IC design for biomedical system applications

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 51, Issue 4, 2004, Pages 691-699

  Yen, Chih Jen ^a   Chung, Wen Yaw ^a   Chi, Mely Chen ^a  

^a CHUNG YUAN CHRISTIAN UNIVERSITY   (Taiwan)

Author keywords

Instrumentation amplifier (IA); Offset cancellation; Power supply rejection ratio (PSRR); Wide swing cascode

Indexed keywords

AMPLIFIERS (ELECTRONIC); BIOMEDICAL ENGINEERING; CMOS INTEGRATED CIRCUITS; ELECTRIC POWER SUPPLIES TO APPARATUS; MEDICAL APPLICATIONS; MICROELECTROMECHANICAL DEVICES;

AMPLIFIER DESIGN; BIOMEDICAL SYSTEM APPLICATIONS; OFFSET CANCELLATION; POWER SUPPLY REJECTION RATIO;

INTEGRATED CIRCUIT LAYOUT;

EID: 2542616918     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2004.826208     Document Type: Article

References (13)

1. Q. Huang and M. Oberle, "A 0.5-mW passive telemetry IC for biomedical applications," IEEE J. Solid-State Circuits, vol. 33, pp. 937-946, July 1998.
2. W. Y. Chung et al., "Modular-based design and implementation of a programmable demand pacemaker," in Proc. 17th Annual Int. Conf. IEEE/EMBs, Montreal, QC, Canada, 1995.
3. M. Steyaert and W. Sansen, "Low-power monolithic signal-conditioning system," IEEE J. Solid-State Circuits, vol. 25, pp. 609-612, Apr. 1990.
4. J. G. Webster, Medical Instrumentation: Application and Design. New York: Wiley, 1995, pp. 10-11.
5. R. C. Yen and P. R. Gray, "A MOS switched-capacitor instrumentation amplifier," IEEE J. Solid-State Circuits, vol. SC-17, pp. 1008-1013, Dec. 1982.
6. P. M. V. Peteghem, I. Verbauwhede, and W. M. C. Sansen, "Micropower high-performance SC building block for integrated low-level signal processing," IEEE J. Solid-State Circuits, vol. SC-20, pp. 837-844, Aug. 1985.
7. U. Schoeneberg, B. J. Hosticka, and F. V. Schnatz. "A CMOS readout amplifier for instrumentation applications," IEEE J. Solid-State Circuits, vol. 26, pp. 1077-1080, July, 1991.
8. M. Degrauwe, E. Vittoz, and I. Verbauwhede, "A micropower CMOS instrumentation amplifier," IEEE J. Solid-State Circuits, vol. SC-20, pp. 805-807, June 1985.
9. I. G. Finvers, J. W. Haslett, and F. N. Trofimenkoff, "A high temperature precision amplifier," IEEE J. Solid-State Circuits, vol. 30, pp. 120-128, Feb. 1995.
10. C. Menolfi and Q. Huang, "A fully integrated, untrimmed CMOS instrumentation amplifier with submicrovolt offset," IEEE J. Solid-State Circuits, vol. 34, pp. 415-420, Mar. 1999.
11. A. Baker, K. Thiele, and J. H. Huijsing, "A CMOS nested-chopper instrumentation amplifier with 100-nV offset," IEEE J. Solid-State Circuits, vol. 35, pp. 1877-1883, Dec. 2000.
12. C. C. Enz and G. C. Temes, "Circuit techniques for reducing the effects of op-amp imperfections: Autozeroing, correlated double sampling, and chopper stabilization," Proc. IEEE, vol. 84, pp. 1584-1614, Nov. 1996.
13. R. Hogervorst, J. P. Tero, R. G. H. Eschauzier, and J. H. Huijsing, "A compact power-efficient 3-V CMOS rail-to-rail input/output operational amplifier for VLSI cell libraries," IEEE J. Solid-State Circuits, vol. 29, pp. 1505-1513, Dec. 1994.