Efficient ATPG for design validation based on partitioned state exploration histories

Proceedings of the IEEE VLSI Test Symposium

Volumn , Issue , 2004, Pages 389-394

  Wu, Qingwei ^a   Hsiao, Michael S ^a  

^a State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN VALIDATION; SPECTRAL INFORMATION; STATE GROUPS; STATE PARTITIONING;

ERROR ANALYSIS; GENETIC ALGORITHMS; GRAPH THEORY; INFORMATION ANALYSIS; SET THEORY; SPECTRUM ANALYSIS; VECTORS;

DIGITAL DEVICES;

EID: 3142683888     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (12)

1. 20 states and beyond," IEEE Symp. Logic in CS, 1990.
2. P. Zafiropulo, C. H. West, H. Rudin, D. D. Cowan and D. Brand, "Towards analyzing and synthesizing protocols," IEEE Trans. Comm., 28(4), April 1980.
3. C. N. Ip, "Simulation Coverage Enhancement Using Test Stimulus Transformation," Proc. Int'l Conf. CAD, 2000.
4. R. C. Ho, C. H. Yang, M. A. Horowitz and D. L. Dill, "Architecture validation for processors," Int'l Symp. Computer Architecture, 1995.
5. D. Geist, M. Farkas, A. Landver, Y. Lichtenstein, S. Ur and Y. Wolfsthal, "Coverage-directed test generation using symbolic techniques," M. Conf. CAD, 1996.
6. M. Benjamin, D. Geist, A. Hartman, Y. Wolfethal, G. Mas and R. Smeets, "A study in coverage-driven test generation," Prof. DAC, 1999.
7. D. Moundanos, J. A. Abraham and Y. V. Hoskote, "Abstraction techniques for validation coverage analysis and test generation," IEEE Trans. Computers, 47(1):2-14, 1998.
8. S. Sheng and M. S. Hsiao, "Efficient Sequential Test Generation Based on Logic Simulation", IEEE Design & Test of Computers, vol. 19, no. 5, pp. 56-64, 2002
9. Q. Wu and M. S. Hsiao, "Efficient Sequential ATPG Based on Partitioned Finite-State-Machine Traversal", Proc. Intl Test Conf., 2003, pp. 281-289.
10. A. Giani et al., "Efficient Spectral Techniques for Sequential ATPG," Proc. Design Aut. & Test in Europe Conf., 2001, pp. 204-208.
11. F. Brglez, D. Bryan, and K. Kozminski, "Combinational profiles of sequential benchmark circuits," Int. Symp. Circuits & Systems, 1989, pp. 1929-1934.
12. S. Davidson and Panelists, "ITC99 benchmark circuits- preliminary results," Proc. Int'l Test Conf., 1999, pp. 1125.