메뉴 건너뛰기




Volumn 2005, Issue , 2005, Pages 63-68

Pushing CMOS beyond the roadmap

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; FLASH MEMORY; GATES (TRANSISTOR); MOSFET DEVICES; NANOTECHNOLOGY; QUANTUM ELECTRONICS;

EID: 33751441247     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSDER.2005.1546585     Document Type: Conference Paper
Times cited : (9)

References (14)
  • 3
    • 17644429488 scopus 로고    scopus 로고
    • Device design considerations for ultra - Thin SOI MOSFETs
    • B.Doris et al.,"Device Design Considerations for Ultra - Thin SOI MOSFETs,"IEDM Technical Digest, 2003, p.631
    • (2003) IEDM Technical Digest , pp. 631
    • Doris, B.1
  • 4
    • 20244378680 scopus 로고    scopus 로고
    • Off current adjustments in ultra-thin SOI MOSFETs
    • J.Hartwich et al.,"Off current Adjustments in Ultra-Thin SOI MOSFETs,"Proccedings of ESSDERC 2004, p.305
    • Proccedings of ESSDERC 2004 , pp. 305
    • Hartwich, J.1
  • 5
    • 4243799729 scopus 로고    scopus 로고
    • Sub 50nm FinFET
    • X.Huang et al.,"Sub 50nm FinFET,"IEDM TD, 1999, p.67
    • (1999) IEDM TD , pp. 67
    • Huang, X.1
  • 6
    • 17044392694 scopus 로고    scopus 로고
    • Highly performant double gate MOS-FET realized with SON process
    • S.Harrison et al.,"Highly Performant Double Gate MOS-FET Realized with SON Process,"IEDM TD, 2003, p.449
    • (2003) IEDM TD , pp. 449
    • Harrison, S.1
  • 7
    • 33749163173 scopus 로고    scopus 로고
    • High performance 10nm bonded planar double metal gate CMOS transistors
    • issue of May
    • M. Vinet et al.,"High Performance 10nm bonded planar double metal gate CMOS transistors,"IEEE-EDL, issue of May 2005
    • (2005) IEEE-EDL
    • Vinet, M.1
  • 8
    • 0036923438 scopus 로고    scopus 로고
    • FinFET scaling to 10nm gate length
    • B.Yu et al.,"FinFET Scaling to 10nm Gate Length," IEDM Technical Digest, 2002, p.251.
    • (2002) IEDM Technical Digest , pp. 251
    • Yu, B.1
  • 9
    • 3142730186 scopus 로고    scopus 로고
    • Nanoscale FinFETs for low power applications
    • W.Roesner et al.,"Nanoscale FinFETs for Low Power Applications," SSE 48 (2004), p. 1819
    • (2004) SSE , vol.48 , pp. 1819
    • Roesner, W.1
  • 10
    • 33749163773 scopus 로고    scopus 로고
    • SON technological CMOS platform: Highly performant devices and SRAM cells
    • S.Monfray et al.,"SON technological CMOS Platform: Highly performant devices and SRAM cells,"IEDM TD, 2004, p.635
    • (2004) IEDM TD , pp. 635
    • Monfray, S.1
  • 11
    • 4544316746 scopus 로고    scopus 로고
    • A novel sub 50nm multi-bridge-channel MOSFET(MBCFET) with extremely high performance
    • S-Y.Lee et al.,"A Novel Sub 50nm Multi-Bridge-Channel MOSFET(MBCFET) with Extremely High Performance,"2004 Symp. VLSI Technology, p.200
    • 2004 Symp. VLSI Technology , pp. 200
    • Lee, S.-Y.1
  • 12
    • 33749165054 scopus 로고    scopus 로고
    • Atomistic tight-binding calculations for the transport in extremely scaled SOI devices
    • M.Städele et al.,"Atomistic tight-binding calculations for the transport in extremely scaled SOI devices,"IEDM TD 2003, p.229
    • IEDM TD 2003 , pp. 229
    • Städele, M.1
  • 13
    • 4544244785 scopus 로고    scopus 로고
    • 110nm NROM technology for code and data flash products
    • J.Willer et al.,"110nm NROM Technology for Code and Data Flash Products,"2004 Symp.VLSI Technology, p.76
    • 2004 Symp.VLSI Technology , pp. 76
    • Willer, J.1
  • 14
    • 21644466026 scopus 로고    scopus 로고
    • 20nm tri-gate SONOS memory cells with multi-level operation
    • M.Specht et al.,"20nm tri-gate SONOS memory cells with multi-level operation," IEDM TD, 2004, p. 1083
    • (2004) IEDM TD , pp. 1083
    • Specht, M.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.