Gate sizing for crosstalk reduction under timing constraints by Lagrangian Relaxation

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2004, Pages 14-19

  Sinha, Debjit ^a   Zhou, Hai ^a  

^a Northwestern University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CROSSTALK REDUCTION; GATE SIZING; LAGRANGIAN RELAXATION; TIMING CONSTRAINTS;

ALGORITHMS; ASPECT RATIO; BENCHMARKING; CAPACITANCE; COMPUTER SIMULATION; GATEWAYS (COMPUTER NETWORKS); LAGRANGE MULTIPLIERS; OPTIMAL CONTROL SYSTEMS; PROBLEM SOLVING; RELAXATION PROCESSES;

CROSSTALK;

EID: 16244413958     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (12)

1. S. I. Association, "National technology roadmap for semiconductors," 1999.
2. T. Xiao and M. Marek-Sadowska, "Gate sizing to eliminate crosstalk induced timing violation," in ICCD, 2001.
3. M. Hashimoto, M. Takahashi, and H. Onodera, "Crosstalk noise optimization by post-layout transistor sizing," in ISPD, 2002.
4. M. R. Becer, D. Blauuw, I. Algor, R. Panda, C. Oh, V. Zolotov, and I. N. Hajj, "Post-route gate sizing for crosstalk noise reduction," in DAC, 2003, pp. 954-957.
5. C. Chen, C. Chu, and D. F. Wong, "Fast and exact simultaneous gate and wire sizing by lagrangian relaxation," in IEEE Transactions on Computer-Aided Design, July 1999.
6. R. K. Ahuja, T. L. Magnanti, and J. B. Orlin, Network flows: Theory, algorithms, and application. Prentice Hall, 1993.
7. M. L. Fisher, "An applications oriented guide to lagrangian relaxation," in Interfaces, vol 15, March/April 1985, pp. 10-21.
8. D.G. Luenberger, Linear and nonlinear programming. Addison Wesley Publishing Company, 1984.
9. I. H. Jiang, Y. Vhang, and J. Jao, "Crosstalk-driven interconnect optimization by simultaneous gate and wire sizing," in IEEE Transactions on Computer-Aided Design, September 2000, 2000, pp. 999-1010.
10. D. Sinha, H. Zhou, and C. Chu, "Optimal gate sizing for coupling noise reduction," in ISPD, 2004.
11. F. Brglez and H. Fujiwara, "A neutral netlist of 10 combinatorial benchmark circuits," in ISCAS, 1985, pp. 695-698.
12. J. Cong, D. Z. Pang, and P. V. Srinivas, "Improved crosstalk modeling for noise constrained interconnect optimization," in ACM Intl. Workshop on Timing Issues in the Specification and Synthesis of Digital Systems, 2000.