Delay and power estimation models of low-swing interconnects for design planning

Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI

Volumn 2006, Issue , 2006, Pages 91-94

  Liu, Xiangyuan ^a   Chen, Shuming ^a  

^a NATIONAL UNIVERSITY OF DEFENSE TECHNOLOGY   (China)

Author keywords

Delay; Estimation model; Low swing interconnect; Power

Indexed keywords

COMPUTER SIMULATION; LOGIC DESIGN; PARAMETER ESTIMATION; SYSTEMS ANALYSIS;

DELAY; ESTIMATION MODELS; LOW-SWING INTERCONNECTS; POWER;

LARGE SCALE SYSTEMS;

EID: 33750925164     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1127908.1127932     Document Type: Conference Paper

References (7)

1. Banerjee, K., and Mehrotra, A. A power-optimal repeater insertion methodology for global interconnects in nanometer designs. IEEE Trans. on Electron Devices, 49, 11 (2002), 2001-2007.
2. Kay, R., and Pileggi, L. T. EWA: efficient wiring-sizing algorithm for signal nets and clock nets. IEEE Trans. on CAD, 17, 1 (1998), 40-49.
3. Dally, W. A single-chip terabit switch. In Proc. of Hot Chips 13. (Palo Alto, USA, 2001). 19-21.
4. Liu, X. Y., and Chen, S. M. Interconnect Delay Optimization Using a Novel Hybrid Insertion Strategy. In Proc. of ASICON'05. (Shanghai, China, 2005). 772-775.
5. Cong, J., and Pan, Z. D. Interconnect performance estimation models for design planning. IEEE Trans. on CAD of ICs and Systems, 20, 6 (2001), 739-752.
6. Gupta, P., Zhong, L., and Jha, N. K. A high-level interconnect power model for design space exploration. In Proc. of ICCAD'03. (San Jose, CA, 2003). 551-558.
7. Bertozzi, D., Benini, L., and Ricco, B. Parametric timing and power macromodels for high level simulation of low-swing interconnects. In Proc. of ISLPED'2002. (Monterey, CA, 2002). 308-312.