Interconnect delay optimization using a novel hybrid insertion strategy

ASICON 2005: 2005 6th International Conference on ASIC, Proceedings

Volumn 2, Issue , 2005, Pages 772-775

  Xiangyuan, Liu ^a   Shuming, Chen ^a  

^a NATIONAL UNIVERSITY OF DEFENSE TECHNOLOGY   (China)

Author keywords

Delay; Differential signaling; Insertion strategy; Interconnects; Low swing; Power

Indexed keywords

DIGITAL CIRCUITS; ELECTRIC NETWORK ANALYSIS; SEMICONDUCTOR DEVICE MANUFACTURE; TELECOMMUNICATION REPEATERS;

DIFFERENTIAL SIGNALING CIRCUITS; ENERGY DELAY PRODUCT (EDP); INSERTION STRATEGY; INTERCONNECTION TECHNIQUES; LOW SWING DIFFERENTIAL-SIGNALING CIRCUITS; SEMICONDUCTOR INDUSTRY;

INTERCONNECTION NETWORKS;

EID: 33847298641     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (8)

1. ITRS, 2001ed. Semiconductor Industry Assoc, San Jose, CA.
2. nd ed.
3. H.B. Bakoglu, Circuits, Interconnections and Packaging for VLSI (Addison-Wesley Publishing Company, 1990)
4. H. Zhang, V. George, and J.M. Rabaey, IEEE Trans on VLSI Systems, 8, 3, 264(2000)
5. W. Dally, A Single-Chip Terabit Switch, Proc. of IEEE Hot Chips 13, (Palo Alto, USA, 2001)
6. A. Narasimhan, M. Kasotiya, and R. Sridhar, Proc. of IEEE VLSID, (Kolkata, India, 2005), p.634
7. K. Nabors and J. White, IEEE Trans on CAD, 10, 10, 1447(1991)
8. M. Kamon, M. Tsuk, and J. White, IEEE Trans on MTT.42, 9, 1750(1999)