Single event transients in dynamic logic

SBCCI 2006 - 19th Symposium on Integrated Circuits and Systems Design

Volumn 2006, Issue , 2006, Pages 184-189

  Wirth, Gilson I ^a   Ribeiro, Ivandro ^a   Vieira, Michele G ^a   Kastensmidt, F G L ^b  

^a UNIVERSIDADE ESTADUAL DO RIO GRANDE DO SUL   (Brazil)

^b FEDERAL UNIVERSITY OF RIO GRANDE DO SUL   (Brazil)

Author keywords

Dynamic logic; Integrated circuits; Single event transients

Indexed keywords

COMPUTATIONAL METHODS; COMPUTER SIMULATION; DATA STORAGE EQUIPMENT; INFORMATION RETRIEVAL; MATHEMATICAL MODELS; RADIATION EFFECTS; SIGNAL PROCESSING;

DYNAMIC LOGIC; SINGLE EVENT TRANSIENTS (SET); SINGLE EVENT UPSET (SEU); SUPPLY VOLTAGES;

CMOS INTEGRATED CIRCUITS;

EID: 33750908730     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1150343.1150392     Document Type: Conference Paper

References (14)

1. T Calin, F Vargas, M Nicolaidis and R Velazco. "A Low-Cost, Highly Reliable SEU-Tolerant SRAM: Prototype and Test Results", IEEE Trans. Nucl. Sci., vol. 42, pp. 1592-1598, 1995.
2. J Palau, M Calvet, P Dodd, F Sexton and P Roche. "Contribution of Device Simulation to SER Understanding", 41st IEEE Int. Reliability Physics Symp., Dallas, Texas, p. 71-75, 2003.
3. J Palau, G Hubert, K Coulie, B Sagnes, and M Calvet. "Device simulation study of the SEU sensitivity of SRAMs to ion tracks generated by nuclear reactions", IEEE Trans. Nucl. Sci., vol. 48, pp. 225-231, 2001.
4. K Castellani-Coulié, J Palau, G Hubert, M Calvet, P Dodd and F Sexton. "Various SEU Conditions in SRAM Studied by 3-D Device Simulation", IEEE Trans. Nucl. Sci., vol. 48, pp. 1931-1936, 2001.
5. J F Ziegler, "Terrestrial Cosmic Rays", IBM Journal of R&D, Vol. 40, No. 1, pp. 19-40, 1996.
6. G C Messenger, "Collection of Charge on Junction Nodes from Ion Tracks", IEEE Trans. Nucl. Sci., vol. NS-29, pp. 2024-2031, 1982.
7. G R Srinivasan, "Modeling the Cosmic-Ray-Induced Soft-Error Rate in ICs: An Overview", IBM Journal of R&D, Vol. 40, No. 1, pp. 77-90, 1996.
8. M Sonza Reorda and M Violante, "Efficient Analysis of Single Transients", J. of Systems Architecture, pp. 239-246, 2004.
9. H Cha, E M Rudnick, J H Patel, R K Iyer and G S Choi, "A Gate-Level Simulation Environment for Alpha-Particle-Induced Transient Faults". IEEE Trans. on Computers, Vol. 45, pp. 1248-1256, 1996.
10. P Eaton, D Mavis, K Avery, M Sibley, M Gadlage and T Turfingler, "SET Pulsewidth Measurements Using a Variable Temporal Latch Technique", IEEE Trans. Nucl. Sci., vol. 51, pp. 3365-3368, 2004.
11. Gilson I Wirth, M G Vieira, E Henes Neto and F G Kastensmidt. "Single Event Transients in Combinatorial Circuits". Proceedings of the 16th International Symposium on Integrated Circuits and Systems Design (Florianópolis, Brazil). New York (USA): ACM: Association for Computing Machinery, p. 121-126, 2005.
12. M J Bellido-Diaz, J Juan-Chico, A J Acosta, M Valencia, and J L Huertas, "Logical Modeling of Delay Degradation Effect in Static CMOS Gates". IEE Proc-Circuits Devices Syst. Vol. 147, No. 2, p.107-117, 2000.
13. http://www-device.eecs.berkeley.edu/~ptm
14. R. Kumar, "Interconnect and Noise Immunity Design for the Pentium 4 Processor". Intel Technology Journal, Issue Q1, pp. 3-50, Feb. 2001.