Efficient reversible and quantum implementations of symmetric Boolean functions

IEE Proceedings: Circuits, Devices and Systems

Volumn 153, Issue 5, 2006, Pages 467-472

  Maslov, D ^a  

^a UNIVERSITY OF VICTORIA   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

BOOLEAN FUNCTIONS; GATES (TRANSISTOR); RESOURCE ALLOCATION; SPECIFICATIONS;

REVERSIBLE GATES; REVERSIBLE LINEAR FUNCTIONS; REVERSIBLE LOGIC;

LOGIC DESIGN;

EID: 33750483577     PISSN: 13502409     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cds:20045213     Document Type: Article

References (32)

1. Bennett, C.H.: ' Logical reversibility of computation ', IBM J. Res. Dev., 1973, 17, p. 525-532 0018-8646
2. Landauer, R.: ' Irreversibility and heat generation in the computing process ', IBM J. Res. Dev., 1961, 5, p. 183-191 0018-8646
3. Knill, E., Laflamme, R., and Milburn, G.J.: ' A scheme for efficient quantum computation with linear optics ', Nature, 2001, 409, p. 46-52 10.1038/35051009 0028-0836
4. Nielsen, M., and Chuang, I.: ' Quantum computation and quantum information ', (Cambridge University Press, 2000)
5. Merkle, R.C.: ' Reversible electronic logic using switches ', Nanotechnology, 1993, 4, p. 21-40 10.1088/0957-4484/4/1/002 0957-4484
6. Merkle, R.C.: ' Two types of mechanical reversible logic ', Nanotechnology, 1993, 4, p. 114-131 10.1088/0957-4484/4/2/007 0957-4484
7. Agrawal, A., and Jha, N.K.: ' Synthesis of reversible logic ', DATE, Paris, France, February, 2004, 2, p. 1384-1385
8. Kerntopf, P.: ' A new heuristic algorithm for reversible logic synthesis ', Proc. Design Automation Conf. DAC, June, 2004, p. 834-837
9. Khan, M.H.A., and Perkowski, M.: ' Logic synthesis with cascades of new reversible gate families ', 6th, Int. Symp. on Representations and Methodology of Future Computing Technology, March, 2003, p. 43-55
10. Khan, M.H.A., and Perkowski, M.: ' Multi-output ESOP synthesis with cascades of new reversible gate family ', 6th, Int. Symp. on Representations and Methodology of Future Computing Technologies, March, 2003, p. 144-153
11. Maslov, D., and Dueck, G.: ' Reversible cascades with minimal garbage ', IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., 2004, 23, (11), p. 1497-1509 10.1109/TCAD.2004.836735 0278-0070
12. Maslov, D., Dueck, G.W., and Miller, D.M.: ' Toffoli network synthesis with templates ', IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., 2005, 24, (6), p. 807-817 10.1109/TCAD.2005.847911 0278-0070
13. Miller, D.M.: ' Spectral and two-place decomposition techniques in reversible logic ', Midwest Symp. on Circuits and Systems, August, 2002
14. Mishchenko, A., and Perkowski, M.: ' Logic synthesis of reversible wave cascades ', IWLS, June, 2002, p. 197-202
15. Patel, K.N., Markov, I.L., and Hayes, J.P.: ' Efficient synthesis of linear reversible circuits ', IWLS, Temecula Creek, CA, June, 2004, p. 4470-4477
16. Perkowski, M., Kerntopf, P., Buller, A., Chrzanowska-Jeske, M., Mishchenko, A., Song, X., Al-Rabadi, A., Jozwiak, L., Coppola, A., and Massey, B.: ' Regularity and symmetry as a base for efficient realization of reversible logic circuits ', IWLS, 2001, p. 245-252
17. Shende, V.V., Prasad, A.K., Markov, I.L., and Hayes, J.P.: ' Synthesis of reversible logic circuits ', IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., 2003, 22, (6), p. 723-729 0278-0070
18. Tsai, I.M., and Kuo, S.Y.: ' Quantum Boolean circuit construction and layout under locality constraint ', IEEE Conf. on Nanotechnology, 2001, p. 111-116
19. IBM's test-tube quantum computer makes history. IBM T.J. Watson Research Center, http://researchweb.watson.ibm.com/resources/news/20011219_quantum.shtml, December 2001
20. Hughes, R., et al.: 'Quantum computing roadmap', University of California for the National Nuclear Security Administration, of the US Department of Energy, http://qist.lanl.gov, April 2004
21. ' Comparison of the cost metrics for reversible and quantum logic synthesis ', Technical, quant-ph/0511008, November, 2005
22. Lee, S., Lee, S., Kim, T., Lee, J., Biamonte, J., and Perkowski, M.: ' The cost of quantum gates ', IEEE Int. J. Multi Valued Logic, 2005, submitted to
23. Toffoli, T.: 'Reversible computing', Tech memo MIT/LCS/TM-151, MIT Lab for Comp. Sci., 1980
24. Barenco, A., Bennett, C.H., Cleve, R., DiVinchenzo, D.P., Margolus, N., Shor, P., Sleator, T., Smolin, J.A., and Weinfurter, H.: ' Elementary gates for quantum computation ', Phys. Rev. A, 1995, 52, p. 3457-3467 10.1103/PhysRevA.52. 3457
25. Maslov, D., Young, C., Miller, D.M., and Dueck, G.W.: ' Quantum circuit simplification using templates ', Proc. DATE, March, 2005
26. Feynman, R.: ' Quantum mechanical computers ', Optic. News, 1985, 11, p. 11-20
27. Sasao, T.: ' Switching theory for logic synthesis ', (Kluwer Academic Publishers, Norwell, MA, 1999)
28. Butler, J.T., Dueck, G.W., Yanushkevich, S., and Shmerko, V.: ' Comments on sympathy: fast exact minimization of fixed polarity Reed-Muller expansion for symmetric functions ', IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., 2000, 19, (11), p. 1386-1388 0278-0070
29. Gashkov, S.B., and Chubarikov, V.N.: ' Arithmetic, algorithms, complexity of evaluations ', (Vysshaya Shkola, Moscow, Russia, 2000), in Russian
30. Mishchenko, A., and Perkowski, M.: ' Fast heuristic minimization of exclusive sum-of-products ', 5th, Int. Reed-Muller Workshop, August, 2001, p. 242-250
31. Peres, A.: ' Reversible logic and quantum computers ', Phys. Rev. A, 1985, 32, p. 3266-3276 10.1103/PhysRevA.32.3266
32. Maslov, D., Dueck, G., Scott, N.: 'Reversible logic synthesis benchmarks', http://www.cs.uvic.ca/~dmaslov/, August 2004